
Amplificador_Operacional_y_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be30  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800c028  0800c028  0000d028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c630  0800c630  0000e20c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c630  0800c630  0000d630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c638  0800c638  0000e20c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c638  0800c638  0000d638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c63c  0800c63c  0000d63c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  0800c640  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015a8  20000210  0800c84c  0000e210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200017b8  0800c84c  0000e7b8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f793  00000000  00000000  0000e242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cd1  00000000  00000000  0002d9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  000316a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001591  00000000  00000000  00033258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d79f  00000000  00000000  000347e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002155d  00000000  00000000  00061f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012297d  00000000  00000000  000834e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a5e62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089a0  00000000  00000000  001a5ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001ae848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000210 	.word	0x20000210
 8000214:	00000000 	.word	0x00000000
 8000218:	0800c010 	.word	0x0800c010

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000214 	.word	0x20000214
 8000234:	0800c010 	.word	0x0800c010

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2uiz>:
 8000b70:	004a      	lsls	r2, r1, #1
 8000b72:	d211      	bcs.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b78:	d211      	bcs.n	8000b9e <__aeabi_d2uiz+0x2e>
 8000b7a:	d50d      	bpl.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d40e      	bmi.n	8000ba4 <__aeabi_d2uiz+0x34>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_d2uiz+0x3a>
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b9b0 	b.w	8000f28 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	4688      	mov	r8, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	468e      	mov	lr, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14a      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d95f      	bls.n	8000cb6 <__udivmoddi4+0xd6>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	b14e      	cbz	r6, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	f1c6 0320 	rsb	r3, r6, #32
 8000c00:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c10:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c1e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x5e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x5c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 8154 	bhi.w	8000ee4 <__udivmoddi4+0x304>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	b2a2      	uxth	r2, r4
 8000c42:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c46:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d90b      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	bf2c      	ite	cs
 8000c5e:	2401      	movcs	r4, #1
 8000c60:	2400      	movcc	r4, #0
 8000c62:	4594      	cmp	ip, r2
 8000c64:	d902      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	2c00      	cmp	r4, #0
 8000c68:	f000 813f 	beq.w	8000eea <__udivmoddi4+0x30a>
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	eba2 020c 	sub.w	r2, r2, ip
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa2>
 8000c7a:	40f2      	lsrs	r2, r6
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xb6>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb0>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d14e      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000c9e:	4543      	cmp	r3, r8
 8000ca0:	f0c0 8112 	bcc.w	8000ec8 <__udivmoddi4+0x2e8>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f240 810f 	bls.w	8000ec8 <__udivmoddi4+0x2e8>
 8000caa:	4608      	mov	r0, r1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e8      	beq.n	8000c82 <__udivmoddi4+0xa2>
 8000cb0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb4:	e7e5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f000 80ac 	beq.w	8000e14 <__udivmoddi4+0x234>
 8000cbc:	fab2 f682 	clz	r6, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	f040 80bb 	bne.w	8000e3c <__udivmoddi4+0x25c>
 8000cc6:	1a8b      	subs	r3, r1, r2
 8000cc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ccc:	b2bc      	uxth	r4, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	0c02      	lsrs	r2, r0, #16
 8000cd2:	b280      	uxth	r0, r0
 8000cd4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cd8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cdc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000ce0:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d90e      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80ec 	beq.w	8000edc <__udivmoddi4+0x2fc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	fb04 f408 	mul.w	r4, r4, r8
 8000d14:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x154>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d22:	bf2c      	ite	cs
 8000d24:	2001      	movcs	r0, #1
 8000d26:	2000      	movcc	r0, #0
 8000d28:	4294      	cmp	r4, r2
 8000d2a:	d902      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 80d1 	beq.w	8000ed4 <__udivmoddi4+0x2f4>
 8000d32:	4698      	mov	r8, r3
 8000d34:	1b12      	subs	r2, r2, r4
 8000d36:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa08 f401 	lsl.w	r4, r8, r1
 8000d46:	fa00 f901 	lsl.w	r9, r0, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d52:	408a      	lsls	r2, r1
 8000d54:	431f      	orrs	r7, r3
 8000d56:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fa1f fc87 	uxth.w	ip, r7
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fbb8 fef0 	udiv	lr, r8, r0
 8000d68:	fb00 881e 	mls	r8, r0, lr, r8
 8000d6c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d70:	fb0e f80c 	mul.w	r8, lr, ip
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d90e      	bls.n	8000d96 <__udivmoddi4+0x1b6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	bf2c      	ite	cs
 8000d80:	f04f 0b01 	movcs.w	fp, #1
 8000d84:	f04f 0b00 	movcc.w	fp, #0
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	d903      	bls.n	8000d94 <__udivmoddi4+0x1b4>
 8000d8c:	f1bb 0f00 	cmp.w	fp, #0
 8000d90:	f000 80b8 	beq.w	8000f04 <__udivmoddi4+0x324>
 8000d94:	46d6      	mov	lr, sl
 8000d96:	eba4 0408 	sub.w	r4, r4, r8
 8000d9a:	fa1f f883 	uxth.w	r8, r3
 8000d9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da2:	fb00 4413 	mls	r4, r0, r3, r4
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d90e      	bls.n	8000dd0 <__udivmoddi4+0x1f0>
 8000db2:	193c      	adds	r4, r7, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0801 	movcs.w	r8, #1
 8000dbe:	f04f 0800 	movcc.w	r8, #0
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d903      	bls.n	8000dce <__udivmoddi4+0x1ee>
 8000dc6:	f1b8 0f00 	cmp.w	r8, #0
 8000dca:	f000 809f 	beq.w	8000f0c <__udivmoddi4+0x32c>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd4:	eba4 040c 	sub.w	r4, r4, ip
 8000dd8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ddc:	4564      	cmp	r4, ip
 8000dde:	4673      	mov	r3, lr
 8000de0:	46e0      	mov	r8, ip
 8000de2:	d302      	bcc.n	8000dea <__udivmoddi4+0x20a>
 8000de4:	d107      	bne.n	8000df6 <__udivmoddi4+0x216>
 8000de6:	45f1      	cmp	r9, lr
 8000de8:	d205      	bcs.n	8000df6 <__udivmoddi4+0x216>
 8000dea:	ebbe 0302 	subs.w	r3, lr, r2
 8000dee:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df2:	3801      	subs	r0, #1
 8000df4:	46e0      	mov	r8, ip
 8000df6:	b15d      	cbz	r5, 8000e10 <__udivmoddi4+0x230>
 8000df8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dfc:	eb64 0408 	sbc.w	r4, r4, r8
 8000e00:	fa04 f606 	lsl.w	r6, r4, r6
 8000e04:	fa22 f301 	lsr.w	r3, r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	431e      	orrs	r6, r3
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e736      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000e14:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e18:	0c01      	lsrs	r1, r0, #16
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	b280      	uxth	r0, r0
 8000e1e:	4696      	mov	lr, r2
 8000e20:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e24:	2620      	movs	r6, #32
 8000e26:	4690      	mov	r8, r2
 8000e28:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e32:	eba3 0308 	sub.w	r3, r3, r8
 8000e36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0xf4>
 8000e3c:	40b7      	lsls	r7, r6
 8000e3e:	f1c6 0320 	rsb	r3, r6, #32
 8000e42:	fa01 f206 	lsl.w	r2, r1, r6
 8000e46:	fa21 f803 	lsr.w	r8, r1, r3
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e52:	b2bc      	uxth	r4, r7
 8000e54:	40b0      	lsls	r0, r6
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0c02      	lsrs	r2, r0, #16
 8000e5a:	0c19      	lsrs	r1, r3, #16
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e62:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e66:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	4588      	cmp	r8, r1
 8000e70:	d951      	bls.n	8000f16 <__udivmoddi4+0x336>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f109 3cff 	add.w	ip, r9, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0a01 	movcs.w	sl, #1
 8000e7e:	f04f 0a00 	movcc.w	sl, #0
 8000e82:	4588      	cmp	r8, r1
 8000e84:	d902      	bls.n	8000e8c <__udivmoddi4+0x2ac>
 8000e86:	f1ba 0f00 	cmp.w	sl, #0
 8000e8a:	d031      	beq.n	8000ef0 <__udivmoddi4+0x310>
 8000e8c:	eba1 0108 	sub.w	r1, r1, r8
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea2:	4543      	cmp	r3, r8
 8000ea4:	d235      	bcs.n	8000f12 <__udivmoddi4+0x332>
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eac:	bf2c      	ite	cs
 8000eae:	f04f 0a01 	movcs.w	sl, #1
 8000eb2:	f04f 0a00 	movcc.w	sl, #0
 8000eb6:	4543      	cmp	r3, r8
 8000eb8:	d2bb      	bcs.n	8000e32 <__udivmoddi4+0x252>
 8000eba:	f1ba 0f00 	cmp.w	sl, #0
 8000ebe:	d1b8      	bne.n	8000e32 <__udivmoddi4+0x252>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	e7b4      	b.n	8000e32 <__udivmoddi4+0x252>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb68 0203 	sbc.w	r2, r8, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4696      	mov	lr, r2
 8000ed2:	e6eb      	b.n	8000cac <__udivmoddi4+0xcc>
 8000ed4:	443a      	add	r2, r7
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x154>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	443b      	add	r3, r7
 8000ee2:	e710      	b.n	8000d06 <__udivmoddi4+0x126>
 8000ee4:	3902      	subs	r1, #2
 8000ee6:	443b      	add	r3, r7
 8000ee8:	e6a9      	b.n	8000c3e <__udivmoddi4+0x5e>
 8000eea:	443a      	add	r2, r7
 8000eec:	3802      	subs	r0, #2
 8000eee:	e6be      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ef0:	eba7 0808 	sub.w	r8, r7, r8
 8000ef4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ef8:	4441      	add	r1, r8
 8000efa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efe:	fb09 f804 	mul.w	r8, r9, r4
 8000f02:	e7c9      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	e744      	b.n	8000d96 <__udivmoddi4+0x1b6>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	443c      	add	r4, r7
 8000f10:	e75e      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000f12:	4649      	mov	r1, r9
 8000f14:	e78d      	b.n	8000e32 <__udivmoddi4+0x252>
 8000f16:	eba1 0108 	sub.w	r1, r1, r8
 8000f1a:	46cc      	mov	ip, r9
 8000f1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f20:	fb09 f804 	mul.w	r8, r9, r4
 8000f24:	e7b8      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f26:	bf00      	nop

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	0000      	movs	r0, r0
	...

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f36:	f001 fae5 	bl	8002504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3a:	f000 f887 	bl	800104c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3e:	f000 fad3 	bl	80014e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f42:	f000 faa7 	bl	8001494 <MX_DMA_Init>
  MX_ICACHE_Init();
 8000f46:	f000 f9c9 	bl	80012dc <MX_ICACHE_Init>
  MX_DAC1_Init();
 8000f4a:	f000 f953 	bl	80011f4 <MX_DAC1_Init>
  MX_I2C1_Init();
 8000f4e:	f000 f985 	bl	800125c <MX_I2C1_Init>
  MX_OPAMP1_Init();
 8000f52:	f000 f9d7 	bl	8001304 <MX_OPAMP1_Init>
  MX_TIM2_Init();
 8000f56:	f000 fa4f 	bl	80013f8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000f5a:	f000 f8c9 	bl	80010f0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f5e:	f000 f9f5 	bl	800134c <MX_TIM1_Init>
  HAL_TIM_Base_Init(&htim2);
  HAL_TIM_Base_Init(&htim1);
*/


  HAL_OPAMP_Start(&hopamp1);
 8000f62:	4833      	ldr	r0, [pc, #204]	@ (8001030 <main+0x100>)
 8000f64:	f004 fab2 	bl	80054cc <HAL_OPAMP_Start>
  HAL_ADC_Start_IT(&hadc1);
 8000f68:	4832      	ldr	r0, [pc, #200]	@ (8001034 <main+0x104>)
 8000f6a:	f001 fe97 	bl	8002c9c <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start(&htim2);
 8000f6e:	4832      	ldr	r0, [pc, #200]	@ (8001038 <main+0x108>)
 8000f70:	f006 f8b4 	bl	80070dc <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8000f74:	4831      	ldr	r0, [pc, #196]	@ (800103c <main+0x10c>)
 8000f76:	f006 f919 	bl	80071ac <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 ffe4 	bl	8001f48 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f000 ffe1 	bl	8001f48 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000f86:	2002      	movs	r0, #2
 8000f88:	f000 ffde 	bl	8001f48 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f001 f852 	bl	8002038 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000f94:	4b2a      	ldr	r3, [pc, #168]	@ (8001040 <main+0x110>)
 8000f96:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f9a:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000f9c:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <main+0x110>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000fa2:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <main+0x110>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000fa8:	4b25      	ldr	r3, [pc, #148]	@ (8001040 <main+0x110>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000fae:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <main+0x110>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000fb4:	4922      	ldr	r1, [pc, #136]	@ (8001040 <main+0x110>)
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f001 f8fa 	bl	80021b0 <BSP_COM_Init>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <main+0x96>
  {
    Error_Handler();
 8000fc2:	f000 fc03 	bl	80017cc <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  for(int i=0; i<360;i++){
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	e027      	b.n	800101c <main+0xec>
	  lut_sin[i]=sin(i*3.14159265/180);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff fa8d 	bl	80004ec <__aeabi_i2d>
 8000fd2:	a315      	add	r3, pc, #84	@ (adr r3, 8001028 <main+0xf8>)
 8000fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd8:	f7ff faf2 	bl	80005c0 <__aeabi_dmul>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f04f 0200 	mov.w	r2, #0
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <main+0x114>)
 8000fea:	f7ff fc13 	bl	8000814 <__aeabi_ddiv>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	ec43 2b17 	vmov	d7, r2, r3
 8000ff6:	eeb0 0a47 	vmov.f32	s0, s14
 8000ffa:	eef0 0a67 	vmov.f32	s1, s15
 8000ffe:	f009 ffdf 	bl	800afc0 <sin>
 8001002:	eeb0 7a40 	vmov.f32	s14, s0
 8001006:	eef0 7a60 	vmov.f32	s15, s1
 800100a:	4a0f      	ldr	r2, [pc, #60]	@ (8001048 <main+0x118>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	4413      	add	r3, r2
 8001012:	ed83 7b00 	vstr	d7, [r3]
  for(int i=0; i<360;i++){
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001022:	dbd3      	blt.n	8000fcc <main+0x9c>
	  //printf("Grado %d: %f\r\n", i, (double)lut_sin[i]);
  }
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <main+0xf4>
 8001028:	53c8d4f1 	.word	0x53c8d4f1
 800102c:	400921fb 	.word	0x400921fb
 8001030:	20000374 	.word	0x20000374
 8001034:	2000023c 	.word	0x2000023c
 8001038:	200003f4 	.word	0x200003f4
 800103c:	200003a8 	.word	0x200003a8
 8001040:	2000022c 	.word	0x2000022c
 8001044:	40668000 	.word	0x40668000
 8001048:	20000440 	.word	0x20000440

0800104c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b098      	sub	sp, #96	@ 0x60
 8001050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001052:	f107 0318 	add.w	r3, r7, #24
 8001056:	2248      	movs	r2, #72	@ 0x48
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f008 f86d 	bl	800913a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 800106e:	2000      	movs	r0, #0
 8001070:	f004 fa6c 	bl	800554c <HAL_PWREx_ControlVoltageScaling>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800107a:	f000 fba7 	bl	80017cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800107e:	2310      	movs	r3, #16
 8001080:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001082:	2301      	movs	r3, #1
 8001084:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001086:	2300      	movs	r3, #0
 8001088:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800108a:	2360      	movs	r3, #96	@ 0x60
 800108c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800108e:	2302      	movs	r3, #2
 8001090:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001092:	2301      	movs	r3, #1
 8001094:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001096:	2301      	movs	r3, #1
 8001098:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 800109a:	2337      	movs	r3, #55	@ 0x37
 800109c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800109e:	2307      	movs	r3, #7
 80010a0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010a2:	2302      	movs	r3, #2
 80010a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010a6:	2302      	movs	r3, #2
 80010a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010aa:	f107 0318 	add.w	r3, r7, #24
 80010ae:	4618      	mov	r0, r3
 80010b0:	f004 faec 	bl	800568c <HAL_RCC_OscConfig>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010ba:	f000 fb87 	bl	80017cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010be:	230f      	movs	r3, #15
 80010c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c2:	2303      	movs	r3, #3
 80010c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2105      	movs	r1, #5
 80010d6:	4618      	mov	r0, r3
 80010d8:	f004 ffae 	bl	8006038 <HAL_RCC_ClockConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010e2:	f000 fb73 	bl	80017cc <Error_Handler>
  }
}
 80010e6:	bf00      	nop
 80010e8:	3760      	adds	r7, #96	@ 0x60
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	@ 0x28
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
 8001110:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001112:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001114:	4a35      	ldr	r2, [pc, #212]	@ (80011ec <MX_ADC1_Init+0xfc>)
 8001116:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001118:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800111a:	2200      	movs	r2, #0
 800111c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 800111e:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001120:	2208      	movs	r2, #8
 8001122:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001124:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001126:	2200      	movs	r2, #0
 8001128:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800112a:	4b2f      	ldr	r3, [pc, #188]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800112c:	2201      	movs	r2, #1
 800112e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001130:	4b2d      	ldr	r3, [pc, #180]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001132:	2204      	movs	r2, #4
 8001134:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001136:	4b2c      	ldr	r3, [pc, #176]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001138:	2200      	movs	r2, #0
 800113a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800113c:	4b2a      	ldr	r3, [pc, #168]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800113e:	2200      	movs	r2, #0
 8001140:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001142:	4b29      	ldr	r3, [pc, #164]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001144:	2202      	movs	r2, #2
 8001146:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001148:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001150:	4b25      	ldr	r3, [pc, #148]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001152:	2200      	movs	r2, #0
 8001154:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001156:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001158:	2200      	movs	r2, #0
 800115a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800115c:	4b22      	ldr	r3, [pc, #136]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001164:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001166:	2200      	movs	r2, #0
 8001168:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800116a:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001172:	481d      	ldr	r0, [pc, #116]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 8001174:	f001 fc46 	bl	8002a04 <HAL_ADC_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800117e:	f000 fb25 	bl	80017cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001182:	2300      	movs	r3, #0
 8001184:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4816      	ldr	r0, [pc, #88]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 800118e:	f002 fdc3 	bl	8003d18 <HAL_ADCEx_MultiModeConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001198:	f000 fb18 	bl	80017cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800119c:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <MX_ADC1_Init+0x100>)
 800119e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a0:	2306      	movs	r3, #6
 80011a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011a4:	2300      	movs	r3, #0
 80011a6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011a8:	237f      	movs	r3, #127	@ 0x7f
 80011aa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011ac:	2304      	movs	r3, #4
 80011ae:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	4619      	mov	r1, r3
 80011b8:	480b      	ldr	r0, [pc, #44]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 80011ba:	f002 f8d9 	bl	8003370 <HAL_ADC_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80011c4:	f000 fb02 	bl	80017cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80011c8:	230c      	movs	r3, #12
 80011ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_ADC1_Init+0xf8>)
 80011d2:	f002 f8cd 	bl	8003370 <HAL_ADC_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 80011dc:	f000 faf6 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011e0:	bf00      	nop
 80011e2:	3728      	adds	r7, #40	@ 0x28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000023c 	.word	0x2000023c
 80011ec:	42028000 	.word	0x42028000
 80011f0:	04300002 	.word	0x04300002

080011f4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	@ 0x28
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011fa:	463b      	mov	r3, r7
 80011fc:	2228      	movs	r2, #40	@ 0x28
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f007 ff9a 	bl	800913a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001206:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <MX_DAC1_Init+0x60>)
 8001208:	4a13      	ldr	r2, [pc, #76]	@ (8001258 <MX_DAC1_Init+0x64>)
 800120a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800120c:	4811      	ldr	r0, [pc, #68]	@ (8001254 <MX_DAC1_Init+0x60>)
 800120e:	f002 ff36 	bl	800407e <HAL_DAC_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001218:	f000 fad8 	bl	80017cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001220:	230a      	movs	r3, #10
 8001222:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001224:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001228:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800122a:	2302      	movs	r3, #2
 800122c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 800122e:	2301      	movs	r3, #1
 8001230:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001236:	463b      	mov	r3, r7
 8001238:	2200      	movs	r2, #0
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_DAC1_Init+0x60>)
 800123e:	f003 f81f 	bl	8004280 <HAL_DAC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001248:	f000 fac0 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3728      	adds	r7, #40	@ 0x28
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200002a4 	.word	0x200002a4
 8001258:	40007400 	.word	0x40007400

0800125c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001262:	4a1c      	ldr	r2, [pc, #112]	@ (80012d4 <MX_I2C1_Init+0x78>)
 8001264:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60514452;
 8001266:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001268:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <MX_I2C1_Init+0x7c>)
 800126a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800126c:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <MX_I2C1_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001272:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001274:	2201      	movs	r2, #1
 8001276:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001278:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <MX_I2C1_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800127e:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001280:	2200      	movs	r2, #0
 8001282:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <MX_I2C1_Init+0x74>)
 800128c:	2200      	movs	r2, #0
 800128e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001290:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001292:	2200      	movs	r2, #0
 8001294:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001296:	480e      	ldr	r0, [pc, #56]	@ (80012d0 <MX_I2C1_Init+0x74>)
 8001298:	f003 fee0 	bl	800505c <HAL_I2C_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012a2:	f000 fa93 	bl	80017cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012a6:	2100      	movs	r1, #0
 80012a8:	4809      	ldr	r0, [pc, #36]	@ (80012d0 <MX_I2C1_Init+0x74>)
 80012aa:	f003 ff72 	bl	8005192 <HAL_I2CEx_ConfigAnalogFilter>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012b4:	f000 fa8a 	bl	80017cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012b8:	2100      	movs	r1, #0
 80012ba:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <MX_I2C1_Init+0x74>)
 80012bc:	f003 ffb4 	bl	8005228 <HAL_I2CEx_ConfigDigitalFilter>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012c6:	f000 fa81 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000320 	.word	0x20000320
 80012d4:	40005400 	.word	0x40005400
 80012d8:	60514452 	.word	0x60514452

080012dc <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80012e0:	2000      	movs	r0, #0
 80012e2:	f003 ffed 	bl	80052c0 <HAL_ICACHE_ConfigAssociativityMode>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80012ec:	f000 fa6e 	bl	80017cc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012f0:	f004 f806 	bl	8005300 <HAL_ICACHE_Enable>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80012fa:	f000 fa67 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001308:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 800130a:	4a0f      	ldr	r2, [pc, #60]	@ (8001348 <MX_OPAMP1_Init+0x44>)
 800130c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_LOW;
 800130e:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 8001310:	2200      	movs	r2, #0
 8001312:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001314:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 8001316:	220c      	movs	r2, #12
 8001318:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC_CH;
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 800131c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001320:	615a      	str	r2, [r3, #20]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 8001322:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_OPAMP1_Init+0x40>)
 8001330:	f003 fff6 	bl	8005320 <HAL_OPAMP_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_OPAMP1_Init+0x3a>
  {
    Error_Handler();
 800133a:	f000 fa47 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000374 	.word	0x20000374
 8001348:	40007800 	.word	0x40007800

0800134c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001352:	f107 0310 	add.w	r3, r7, #16
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800136a:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 800136c:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <MX_TIM1_Init+0xa8>)
 800136e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2749;
 8001370:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 8001372:	f640 22bd 	movw	r2, #2749	@ 0xabd
 8001376:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001378:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 333;
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 8001380:	f240 124d 	movw	r2, #333	@ 0x14d
 8001384:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 8001388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800138c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800138e:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001394:	4b16      	ldr	r3, [pc, #88]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800139a:	4815      	ldr	r0, [pc, #84]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 800139c:	f005 fe46 	bl	800702c <HAL_TIM_Base_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80013a6:	f000 fa11 	bl	80017cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	4619      	mov	r1, r3
 80013b6:	480e      	ldr	r0, [pc, #56]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 80013b8:	f006 f86f 	bl	800749a <HAL_TIM_ConfigClockSource>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80013c2:	f000 fa03 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <MX_TIM1_Init+0xa4>)
 80013d8:	f006 fa92 	bl	8007900 <HAL_TIMEx_MasterConfigSynchronization>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80013e2:	f000 f9f3 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200003a8 	.word	0x200003a8
 80013f4:	40012c00 	.word	0x40012c00

080013f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fe:	f107 0310 	add.w	r3, r7, #16
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001416:	4b1e      	ldr	r3, [pc, #120]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001418:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800141c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800141e:	4b1c      	ldr	r3, [pc, #112]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800142a:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <MX_TIM2_Init+0x98>)
 800142c:	f04f 32ff 	mov.w	r2, #4294967295
 8001430:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001432:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001438:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <MX_TIM2_Init+0x98>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800143e:	4814      	ldr	r0, [pc, #80]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001440:	f005 fdf4 	bl	800702c <HAL_TIM_Base_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800144a:	f000 f9bf 	bl	80017cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001452:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	4619      	mov	r1, r3
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <MX_TIM2_Init+0x98>)
 800145c:	f006 f81d 	bl	800749a <HAL_TIM_ConfigClockSource>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001466:	f000 f9b1 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800146a:	2320      	movs	r3, #32
 800146c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	4619      	mov	r1, r3
 8001476:	4806      	ldr	r0, [pc, #24]	@ (8001490 <MX_TIM2_Init+0x98>)
 8001478:	f006 fa42 	bl	8007900 <HAL_TIMEx_MasterConfigSynchronization>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001482:	f000 f9a3 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	3720      	adds	r7, #32
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200003f4 	.word	0x200003f4

08001494 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <MX_DMA_Init+0x50>)
 800149c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800149e:	4a11      	ldr	r2, [pc, #68]	@ (80014e4 <MX_DMA_Init+0x50>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <MX_DMA_Init+0x50>)
 80014a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014b2:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <MX_DMA_Init+0x50>)
 80014b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014b6:	4a0b      	ldr	r2, [pc, #44]	@ (80014e4 <MX_DMA_Init+0x50>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <MX_DMA_Init+0x50>)
 80014c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	201d      	movs	r0, #29
 80014d0:	f002 fda1 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014d4:	201d      	movs	r0, #29
 80014d6:	f002 fdb8 	bl	800404a <HAL_NVIC_EnableIRQ>

}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000

080014e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ee:	4b1b      	ldr	r3, [pc, #108]	@ (800155c <MX_GPIO_Init+0x74>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	4a1a      	ldr	r2, [pc, #104]	@ (800155c <MX_GPIO_Init+0x74>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fa:	4b18      	ldr	r3, [pc, #96]	@ (800155c <MX_GPIO_Init+0x74>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <MX_GPIO_Init+0x74>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	4a14      	ldr	r2, [pc, #80]	@ (800155c <MX_GPIO_Init+0x74>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <MX_GPIO_Init+0x74>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800151e:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <MX_GPIO_Init+0x74>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	4a0e      	ldr	r2, [pc, #56]	@ (800155c <MX_GPIO_Init+0x74>)
 8001524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152a:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <MX_GPIO_Init+0x74>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001536:	f004 f865 	bl	8005604 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	4b08      	ldr	r3, [pc, #32]	@ (800155c <MX_GPIO_Init+0x74>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	4a07      	ldr	r2, [pc, #28]	@ (800155c <MX_GPIO_Init+0x74>)
 8001540:	f043 0302 	orr.w	r3, r3, #2
 8001544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001546:	4b05      	ldr	r3, [pc, #20]	@ (800155c <MX_GPIO_Init+0x74>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000

08001560 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief Interrupcin de los TIMERS
  * @param None
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1){ //quizas es htim1
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d108      	bne.n	8001584 <HAL_TIM_PeriodElapsedCallback+0x24>
		if(HAL_ADC_GetState(&hadc1)==HAL_ADC_STATE_READY){
 8001572:	4807      	ldr	r0, [pc, #28]	@ (8001590 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001574:	f002 fae6 	bl	8003b44 <HAL_ADC_GetState>
 8001578:	4603      	mov	r3, r0
 800157a:	2b01      	cmp	r3, #1
 800157c:	d102      	bne.n	8001584 <HAL_TIM_PeriodElapsedCallback+0x24>
			HAL_ADC_Start_IT(&hadc1);
 800157e:	4804      	ldr	r0, [pc, #16]	@ (8001590 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001580:	f001 fb8c 	bl	8002c9c <HAL_ADC_Start_IT>
		//Aqui haremos el ADC de la frecuencia una vez funcione el de la Amplitud
		}
	}
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40012c00 	.word	0x40012c00
 8001590:	2000023c 	.word	0x2000023c

08001594 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b087      	sub	sp, #28
 8001598:	af02      	add	r7, sp, #8
 800159a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance==ADC1){
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a6b      	ldr	r2, [pc, #428]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x1bc>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	f040 80d0 	bne.w	8001748 <HAL_ADC_ConvCpltCallback+0x1b4>
		BSP_LED_On(LED_BLUE);
 80015a8:	2001      	movs	r0, #1
 80015aa:	f000 fd2b 	bl	8002004 <BSP_LED_On>
		switch(escaneo){
 80015ae:	4b69      	ldr	r3, [pc, #420]	@ (8001754 <HAL_ADC_ConvCpltCallback+0x1c0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d16f      	bne.n	8001696 <HAL_ADC_ConvCpltCallback+0x102>
		case(1):
				lectura2 = HAL_ADC_GetValue(hadc);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f001 fc9e 	bl	8002ef8 <HAL_ADC_GetValue>
 80015bc:	4603      	mov	r3, r0
 80015be:	4a66      	ldr	r2, [pc, #408]	@ (8001758 <HAL_ADC_ConvCpltCallback+0x1c4>)
 80015c0:	6013      	str	r3, [r2, #0]
				if(lectura2!=lecturaAnterior2){
 80015c2:	4b65      	ldr	r3, [pc, #404]	@ (8001758 <HAL_ADC_ConvCpltCallback+0x1c4>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	4b65      	ldr	r3, [pc, #404]	@ (800175c <HAL_ADC_ConvCpltCallback+0x1c8>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d05e      	beq.n	800168c <HAL_ADC_ConvCpltCallback+0xf8>
					lecturaAnterior=lectura;
 80015ce:	4b64      	ldr	r3, [pc, #400]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a64      	ldr	r2, [pc, #400]	@ (8001764 <HAL_ADC_ConvCpltCallback+0x1d0>)
 80015d4:	6013      	str	r3, [r2, #0]
					FrecuenciaTimer = 57000*(lectura/1023); //hasta 57kHz con mucho voltaje
 80015d6:	4b62      	ldr	r3, [pc, #392]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b63      	ldr	r3, [pc, #396]	@ (8001768 <HAL_ADC_ConvCpltCallback+0x1d4>)
 80015dc:	fba3 1302 	umull	r1, r3, r3, r2
 80015e0:	1ad2      	subs	r2, r2, r3
 80015e2:	0852      	lsrs	r2, r2, #1
 80015e4:	4413      	add	r3, r2
 80015e6:	0a5b      	lsrs	r3, r3, #9
 80015e8:	f64d 62a8 	movw	r2, #57000	@ 0xdea8
 80015ec:	fb02 f303 	mul.w	r3, r2, r3
 80015f0:	4a5e      	ldr	r2, [pc, #376]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 80015f2:	6013      	str	r3, [r2, #0]
					FrecuenciaTimer = (110000000/FrecuenciaTimer)-1;//110MHz
 80015f4:	4b5d      	ldr	r3, [pc, #372]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a5d      	ldr	r2, [pc, #372]	@ (8001770 <HAL_ADC_ConvCpltCallback+0x1dc>)
 80015fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fe:	3b01      	subs	r3, #1
 8001600:	4a5a      	ldr	r2, [pc, #360]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 8001602:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_AUTORELOAD(&htim2, FrecuenciaTimer);
 8001604:	4b5b      	ldr	r3, [pc, #364]	@ (8001774 <HAL_ADC_ConvCpltCallback+0x1e0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a58      	ldr	r2, [pc, #352]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 800160a:	6812      	ldr	r2, [r2, #0]
 800160c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800160e:	4b57      	ldr	r3, [pc, #348]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a58      	ldr	r2, [pc, #352]	@ (8001774 <HAL_ADC_ConvCpltCallback+0x1e0>)
 8001614:	60d3      	str	r3, [r2, #12]
					for(int i=0;i<360;i++){
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	e028      	b.n	800166e <HAL_ADC_ConvCpltCallback+0xda>
						funcion[i] = Amplitud*lut_sin[(FrecuenciaTimer*i)%360];
 800161c:	4b56      	ldr	r3, [pc, #344]	@ (8001778 <HAL_ADC_ConvCpltCallback+0x1e4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe ff53 	bl	80004cc <__aeabi_ui2d>
 8001626:	4b51      	ldr	r3, [pc, #324]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	fb03 f202 	mul.w	r2, r3, r2
 8001630:	08d3      	lsrs	r3, r2, #3
 8001632:	4c52      	ldr	r4, [pc, #328]	@ (800177c <HAL_ADC_ConvCpltCallback+0x1e8>)
 8001634:	fba4 4303 	umull	r4, r3, r4, r3
 8001638:	089b      	lsrs	r3, r3, #2
 800163a:	f44f 74b4 	mov.w	r4, #360	@ 0x168
 800163e:	fb04 f303 	mul.w	r3, r4, r3
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	4a4e      	ldr	r2, [pc, #312]	@ (8001780 <HAL_ADC_ConvCpltCallback+0x1ec>)
 8001646:	00db      	lsls	r3, r3, #3
 8001648:	4413      	add	r3, r2
 800164a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164e:	f7fe ffb7 	bl	80005c0 <__aeabi_dmul>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	f7ff fa89 	bl	8000b70 <__aeabi_d2uiz>
 800165e:	4602      	mov	r2, r0
 8001660:	4948      	ldr	r1, [pc, #288]	@ (8001784 <HAL_ADC_ConvCpltCallback+0x1f0>)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					for(int i=0;i<360;i++){
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3301      	adds	r3, #1
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001674:	dbd2      	blt.n	800161c <HAL_ADC_ConvCpltCallback+0x88>
					}
					HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, funcion, 360, DAC_ALIGN_12B_R);
 8001676:	2300      	movs	r3, #0
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800167e:	4a41      	ldr	r2, [pc, #260]	@ (8001784 <HAL_ADC_ConvCpltCallback+0x1f0>)
 8001680:	2100      	movs	r1, #0
 8001682:	4841      	ldr	r0, [pc, #260]	@ (8001788 <HAL_ADC_ConvCpltCallback+0x1f4>)
 8001684:	f002 fd1e 	bl	80040c4 <HAL_DAC_Start_DMA>
					actualizaPantalla();
 8001688:	f000 f880 	bl	800178c <actualizaPantalla>
				}
				escaneo=1;
 800168c:	4b31      	ldr	r3, [pc, #196]	@ (8001754 <HAL_ADC_ConvCpltCallback+0x1c0>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
				break;
 8001692:	bf00      	nop
				escaneo=1;


		}
	}
}
 8001694:	e058      	b.n	8001748 <HAL_ADC_ConvCpltCallback+0x1b4>
			BSP_LED_On(LED_RED);
 8001696:	2002      	movs	r0, #2
 8001698:	f000 fcb4 	bl	8002004 <BSP_LED_On>
				lectura = HAL_ADC_GetValue(hadc);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f001 fc2b 	bl	8002ef8 <HAL_ADC_GetValue>
 80016a2:	4603      	mov	r3, r0
 80016a4:	4a2e      	ldr	r2, [pc, #184]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80016a6:	6013      	str	r3, [r2, #0]
				if(lectura!=lecturaAnterior){
 80016a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <HAL_ADC_ConvCpltCallback+0x1d0>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d046      	beq.n	8001742 <HAL_ADC_ConvCpltCallback+0x1ae>
					lecturaAnterior=lectura;
 80016b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001764 <HAL_ADC_ConvCpltCallback+0x1d0>)
 80016ba:	6013      	str	r3, [r2, #0]
					Amplitud = 5*(lectura/1024);
 80016bc:	4b28      	ldr	r3, [pc, #160]	@ (8001760 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	0a9a      	lsrs	r2, r3, #10
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001778 <HAL_ADC_ConvCpltCallback+0x1e4>)
 80016ca:	6013      	str	r3, [r2, #0]
					for(int i=0;i<360;i++){
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	e028      	b.n	8001724 <HAL_ADC_ConvCpltCallback+0x190>
						funcion[i] = Amplitud*lut_sin[(FrecuenciaTimer*i)%360];
 80016d2:	4b29      	ldr	r3, [pc, #164]	@ (8001778 <HAL_ADC_ConvCpltCallback+0x1e4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fef8 	bl	80004cc <__aeabi_ui2d>
 80016dc:	4b23      	ldr	r3, [pc, #140]	@ (800176c <HAL_ADC_ConvCpltCallback+0x1d8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	fb03 f202 	mul.w	r2, r3, r2
 80016e6:	08d3      	lsrs	r3, r2, #3
 80016e8:	4c24      	ldr	r4, [pc, #144]	@ (800177c <HAL_ADC_ConvCpltCallback+0x1e8>)
 80016ea:	fba4 4303 	umull	r4, r3, r4, r3
 80016ee:	089b      	lsrs	r3, r3, #2
 80016f0:	f44f 74b4 	mov.w	r4, #360	@ 0x168
 80016f4:	fb04 f303 	mul.w	r3, r4, r3
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	4a21      	ldr	r2, [pc, #132]	@ (8001780 <HAL_ADC_ConvCpltCallback+0x1ec>)
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	4413      	add	r3, r2
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	f7fe ff5c 	bl	80005c0 <__aeabi_dmul>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	4610      	mov	r0, r2
 800170e:	4619      	mov	r1, r3
 8001710:	f7ff fa2e 	bl	8000b70 <__aeabi_d2uiz>
 8001714:	4602      	mov	r2, r0
 8001716:	491b      	ldr	r1, [pc, #108]	@ (8001784 <HAL_ADC_ConvCpltCallback+0x1f0>)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					for(int i=0;i<360;i++){
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	3301      	adds	r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800172a:	dbd2      	blt.n	80016d2 <HAL_ADC_ConvCpltCallback+0x13e>
					HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, funcion, 360, DAC_ALIGN_12B_R);
 800172c:	2300      	movs	r3, #0
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001734:	4a13      	ldr	r2, [pc, #76]	@ (8001784 <HAL_ADC_ConvCpltCallback+0x1f0>)
 8001736:	2100      	movs	r1, #0
 8001738:	4813      	ldr	r0, [pc, #76]	@ (8001788 <HAL_ADC_ConvCpltCallback+0x1f4>)
 800173a:	f002 fcc3 	bl	80040c4 <HAL_DAC_Start_DMA>
					actualizaPantalla();
 800173e:	f000 f825 	bl	800178c <actualizaPantalla>
				escaneo=1;
 8001742:	4b04      	ldr	r3, [pc, #16]	@ (8001754 <HAL_ADC_ConvCpltCallback+0x1c0>)
 8001744:	2201      	movs	r2, #1
 8001746:	601a      	str	r2, [r3, #0]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	bd90      	pop	{r4, r7, pc}
 8001750:	42028000 	.word	0x42028000
 8001754:	20001528 	.word	0x20001528
 8001758:	20000f84 	.word	0x20000f84
 800175c:	20000004 	.word	0x20000004
 8001760:	20000f80 	.word	0x20000f80
 8001764:	20000000 	.word	0x20000000
 8001768:	00401005 	.word	0x00401005
 800176c:	2000000c 	.word	0x2000000c
 8001770:	068e7780 	.word	0x068e7780
 8001774:	200003f4 	.word	0x200003f4
 8001778:	20000008 	.word	0x20000008
 800177c:	16c16c17 	.word	0x16c16c17
 8001780:	20000440 	.word	0x20000440
 8001784:	20000f88 	.word	0x20000f88
 8001788:	200002a4 	.word	0x200002a4

0800178c <actualizaPantalla>:
void actualizaPantalla(){
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	printf("Amp %f\r\n", (double)Amplitud);
 8001790:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <actualizaPantalla+0x30>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fe99 	bl	80004cc <__aeabi_ui2d>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <actualizaPantalla+0x34>)
 80017a0:	f007 fc76 	bl	8009090 <iprintf>
	printf("Frec %f\r\n", (double)FrecuenciaTimer);
 80017a4:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <actualizaPantalla+0x38>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fe8f 	bl	80004cc <__aeabi_ui2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4805      	ldr	r0, [pc, #20]	@ (80017c8 <actualizaPantalla+0x3c>)
 80017b4:	f007 fc6c 	bl	8009090 <iprintf>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000008 	.word	0x20000008
 80017c0:	0800c028 	.word	0x0800c028
 80017c4:	2000000c 	.word	0x2000000c
 80017c8:	0800c034 	.word	0x0800c034

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <Error_Handler+0x8>

080017d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <HAL_MspInit+0x44>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e2:	4a0e      	ldr	r2, [pc, #56]	@ (800181c <HAL_MspInit+0x44>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ea:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <HAL_MspInit+0x44>)
 80017ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <HAL_MspInit+0x44>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	4a08      	ldr	r2, [pc, #32]	@ (800181c <HAL_MspInit+0x44>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001800:	6593      	str	r3, [r2, #88]	@ 0x58
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_MspInit+0x44>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800180e:	f003 ff09 	bl	8005624 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0ae      	sub	sp, #184	@ 0xb8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	2294      	movs	r2, #148	@ 0x94
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f007 fc7a 	bl	800913a <memset>
  if(hadc->Instance==ADC1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a23      	ldr	r2, [pc, #140]	@ (80018d8 <HAL_ADC_MspInit+0xb8>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d13f      	bne.n	80018d0 <HAL_ADC_MspInit+0xb0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001850:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001854:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001856:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800185a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800185e:	f107 0310 	add.w	r3, r7, #16
 8001862:	4618      	mov	r0, r3
 8001864:	f004 fecc 	bl	8006600 <HAL_RCCEx_PeriphCLKConfig>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800186e:	f7ff ffad 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	4a19      	ldr	r2, [pc, #100]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 8001878:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800187c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187e:	4b17      	ldr	r3, [pc, #92]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001882:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	4a13      	ldr	r2, [pc, #76]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001896:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <HAL_ADC_MspInit+0xbc>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018a2:	2303      	movs	r3, #3
 80018a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a8:	2303      	movs	r3, #3
 80018aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018b8:	4619      	mov	r1, r3
 80018ba:	4809      	ldr	r0, [pc, #36]	@ (80018e0 <HAL_ADC_MspInit+0xc0>)
 80018bc:	f003 fa36 	bl	8004d2c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2100      	movs	r1, #0
 80018c4:	2025      	movs	r0, #37	@ 0x25
 80018c6:	f002 fba6 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80018ca:	2025      	movs	r0, #37	@ 0x25
 80018cc:	f002 fbbd 	bl	800404a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80018d0:	bf00      	nop
 80018d2:	37b8      	adds	r7, #184	@ 0xb8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	42028000 	.word	0x42028000
 80018dc:	40021000 	.word	0x40021000
 80018e0:	42020800 	.word	0x42020800

080018e4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <HAL_DAC_MspInit+0x9c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d13f      	bne.n	8001976 <HAL_DAC_MspInit+0x92>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <HAL_DAC_MspInit+0xa0>)
 80018f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fa:	4a22      	ldr	r2, [pc, #136]	@ (8001984 <HAL_DAC_MspInit+0xa0>)
 80018fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001900:	6593      	str	r3, [r2, #88]	@ 0x58
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_DAC_MspInit+0xa0>)
 8001904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001906:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 800190e:	4b1e      	ldr	r3, [pc, #120]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001910:	4a1e      	ldr	r2, [pc, #120]	@ (800198c <HAL_DAC_MspInit+0xa8>)
 8001912:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001914:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001916:	2207      	movs	r2, #7
 8001918:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800191a:	4b1b      	ldr	r3, [pc, #108]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800191c:	2210      	movs	r2, #16
 800191e:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001928:	2280      	movs	r2, #128	@ 0x80
 800192a:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800192e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001932:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001936:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800193a:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800193e:	2220      	movs	r2, #32
 8001940:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001942:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001944:	2200      	movs	r2, #0
 8001946:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001948:	480f      	ldr	r0, [pc, #60]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800194a:	f002 fe73 	bl	8004634 <HAL_DMA_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <HAL_DAC_MspInit+0x74>
    {
      Error_Handler();
 8001954:	f7ff ff3a 	bl	80017cc <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_dac1_ch1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001958:	2110      	movs	r1, #16
 800195a:	480b      	ldr	r0, [pc, #44]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800195c:	f003 f88d 	bl	8004a7a <HAL_DMA_ConfigChannelAttributes>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_DAC_MspInit+0x86>
    {
      Error_Handler();
 8001966:	f7ff ff31 	bl	80017cc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a06      	ldr	r2, [pc, #24]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <HAL_DAC_MspInit+0xa4>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40007400 	.word	0x40007400
 8001984:	40021000 	.word	0x40021000
 8001988:	200002b8 	.word	0x200002b8
 800198c:	40020008 	.word	0x40020008

08001990 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b0ae      	sub	sp, #184	@ 0xb8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019a8:	f107 0310 	add.w	r3, r7, #16
 80019ac:	2294      	movs	r2, #148	@ 0x94
 80019ae:	2100      	movs	r1, #0
 80019b0:	4618      	mov	r0, r3
 80019b2:	f007 fbc2 	bl	800913a <memset>
  if(hi2c->Instance==I2C1)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a22      	ldr	r2, [pc, #136]	@ (8001a44 <HAL_I2C_MspInit+0xb4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d13d      	bne.n	8001a3c <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019c0:	2340      	movs	r3, #64	@ 0x40
 80019c2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	4618      	mov	r0, r3
 80019ce:	f004 fe17 	bl	8006600 <HAL_RCCEx_PeriphCLKConfig>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019d8:	f7ff fef8 	bl	80017cc <Error_Handler>
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e0:	4a19      	ldr	r2, [pc, #100]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 80019e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e8:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 80019f4:	f003 fe06 	bl	8005604 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PG13     ------> I2C1_SDA
    PG14     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80019f8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80019fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a00:	2312      	movs	r3, #18
 8001a02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a12:	2304      	movs	r3, #4
 8001a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480b      	ldr	r0, [pc, #44]	@ (8001a4c <HAL_I2C_MspInit+0xbc>)
 8001a20:	f003 f984 	bl	8004d2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a24:	4b08      	ldr	r3, [pc, #32]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 8001a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a28:	4a07      	ldr	r2, [pc, #28]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 8001a2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a30:	4b05      	ldr	r3, [pc, #20]	@ (8001a48 <HAL_I2C_MspInit+0xb8>)
 8001a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a3c:	bf00      	nop
 8001a3e:	37b8      	adds	r7, #184	@ 0xb8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40005400 	.word	0x40005400
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	42021800 	.word	0x42021800

08001a50 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a15      	ldr	r2, [pc, #84]	@ (8001ac4 <HAL_OPAMP_MspInit+0x74>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d123      	bne.n	8001aba <HAL_OPAMP_MspInit+0x6a>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a76:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_OPAMP_MspInit+0x78>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001aa2:	2308      	movs	r3, #8
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_OPAMP_MspInit+0x7c>)
 8001ab6:	f003 f939 	bl	8004d2c <HAL_GPIO_Init>

    /* USER CODE END OPAMP1_MspInit 1 */

  }

}
 8001aba:	bf00      	nop
 8001abc:	3728      	adds	r7, #40	@ 0x28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40007800 	.word	0x40007800
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	42020000 	.word	0x42020000

08001ad0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a16      	ldr	r2, [pc, #88]	@ (8001b38 <HAL_TIM_Base_MspInit+0x68>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d114      	bne.n	8001b0c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ae2:	4b16      	ldr	r3, [pc, #88]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae6:	4a15      	ldr	r2, [pc, #84]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001ae8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aee:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001af2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	202a      	movs	r0, #42	@ 0x2a
 8001b00:	f002 fa89 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b04:	202a      	movs	r0, #42	@ 0x2a
 8001b06:	f002 faa0 	bl	800404a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b0a:	e010      	b.n	8001b2e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b14:	d10b      	bne.n	8001b2e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_TIM_Base_MspInit+0x6c>)
 8001b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	40021000 	.word	0x40021000

08001b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <NMI_Handler+0x4>

08001b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <HardFault_Handler+0x4>

08001b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <MemManage_Handler+0x4>

08001b58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <BusFault_Handler+0x4>

08001b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <UsageFault_Handler+0x4>

08001b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b96:	f000 fd0b 	bl	80025b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f000 faee 	bl	8002184 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	bd80      	pop	{r7, pc}

08001bac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001bb0:	4802      	ldr	r0, [pc, #8]	@ (8001bbc <DMA1_Channel1_IRQHandler+0x10>)
 8001bb2:	f002 fe62 	bl	800487a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200002b8 	.word	0x200002b8

08001bc0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <ADC1_2_IRQHandler+0x10>)
 8001bc6:	f001 f9a5 	bl	8002f14 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2000023c 	.word	0x2000023c

08001bd4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd8:	4802      	ldr	r0, [pc, #8]	@ (8001be4 <TIM1_UP_IRQHandler+0x10>)
 8001bda:	f005 fb57 	bl	800728c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200003a8 	.word	0x200003a8

08001be8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return 1;
 8001bec:	2301      	movs	r3, #1
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <_kill>:

int _kill(int pid, int sig)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c02:	f007 faed 	bl	80091e0 <__errno>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2216      	movs	r2, #22
 8001c0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_exit>:

void _exit (int status)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c20:	f04f 31ff 	mov.w	r1, #4294967295
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff ffe7 	bl	8001bf8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c2a:	bf00      	nop
 8001c2c:	e7fd      	b.n	8001c2a <_exit+0x12>

08001c2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	e00a      	b.n	8001c56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c40:	f3af 8000 	nop.w
 8001c44:	4601      	mov	r1, r0
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	60ba      	str	r2, [r7, #8]
 8001c4c:	b2ca      	uxtb	r2, r1
 8001c4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	3301      	adds	r3, #1
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	dbf0      	blt.n	8001c40 <_read+0x12>
  }

  return len;
 8001c5e:	687b      	ldr	r3, [r7, #4]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	e009      	b.n	8001c8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	1c5a      	adds	r2, r3, #1
 8001c7e:	60ba      	str	r2, [r7, #8]
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 fae8 	bl	8002258 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	dbf1      	blt.n	8001c7a <_write+0x12>
  }
  return len;
 8001c96:	687b      	ldr	r3, [r7, #4]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <_close>:

int _close(int file)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc8:	605a      	str	r2, [r3, #4]
  return 0;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_isatty>:

int _isatty(int file)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d10:	4a14      	ldr	r2, [pc, #80]	@ (8001d64 <_sbrk+0x5c>)
 8001d12:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <_sbrk+0x60>)
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d1c:	4b13      	ldr	r3, [pc, #76]	@ (8001d6c <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <_sbrk+0x64>)
 8001d26:	4a12      	ldr	r2, [pc, #72]	@ (8001d70 <_sbrk+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d2a:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <_sbrk+0x64>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d207      	bcs.n	8001d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d38:	f007 fa52 	bl	80091e0 <__errno>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	220c      	movs	r2, #12
 8001d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295
 8001d46:	e009      	b.n	8001d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <_sbrk+0x64>)
 8001d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20030000 	.word	0x20030000
 8001d68:	00000400 	.word	0x00000400
 8001d6c:	2000152c 	.word	0x2000152c
 8001d70:	200017b8 	.word	0x200017b8

08001d74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <SystemInit+0x20>)
 8001d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <SystemInit+0x20>)
 8001d80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8001d9e:	4b4f      	ldr	r3, [pc, #316]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d107      	bne.n	8001dba <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8001daa:	4b4c      	ldr	r3, [pc, #304]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001db0:	0a1b      	lsrs	r3, r3, #8
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	e005      	b.n	8001dc6 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8001dba:	4b48      	ldr	r3, [pc, #288]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8001dc6:	4a46      	ldr	r2, [pc, #280]	@ (8001ee0 <SystemCoreClockUpdate+0x148>)
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dce:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dd0:	4b42      	ldr	r3, [pc, #264]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	2b0c      	cmp	r3, #12
 8001dda:	d866      	bhi.n	8001eaa <SystemCoreClockUpdate+0x112>
 8001ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8001de4 <SystemCoreClockUpdate+0x4c>)
 8001dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de2:	bf00      	nop
 8001de4:	08001e19 	.word	0x08001e19
 8001de8:	08001eab 	.word	0x08001eab
 8001dec:	08001eab 	.word	0x08001eab
 8001df0:	08001eab 	.word	0x08001eab
 8001df4:	08001e21 	.word	0x08001e21
 8001df8:	08001eab 	.word	0x08001eab
 8001dfc:	08001eab 	.word	0x08001eab
 8001e00:	08001eab 	.word	0x08001eab
 8001e04:	08001e29 	.word	0x08001e29
 8001e08:	08001eab 	.word	0x08001eab
 8001e0c:	08001eab 	.word	0x08001eab
 8001e10:	08001eab 	.word	0x08001eab
 8001e14:	08001e31 	.word	0x08001e31
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001e18:	4a32      	ldr	r2, [pc, #200]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	6013      	str	r3, [r2, #0]
      break;
 8001e1e:	e048      	b.n	8001eb2 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001e20:	4b30      	ldr	r3, [pc, #192]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001e22:	4a31      	ldr	r2, [pc, #196]	@ (8001ee8 <SystemCoreClockUpdate+0x150>)
 8001e24:	601a      	str	r2, [r3, #0]
      break;
 8001e26:	e044      	b.n	8001eb2 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001e28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001e2a:	4a30      	ldr	r2, [pc, #192]	@ (8001eec <SystemCoreClockUpdate+0x154>)
 8001e2c:	601a      	str	r2, [r3, #0]
      break;
 8001e2e:	e040      	b.n	8001eb2 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001e30:	4b2a      	ldr	r3, [pc, #168]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8001e3a:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	091b      	lsrs	r3, r3, #4
 8001e40:	f003 030f 	and.w	r3, r3, #15
 8001e44:	3301      	adds	r3, #1
 8001e46:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d003      	beq.n	8001e56 <SystemCoreClockUpdate+0xbe>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2b03      	cmp	r3, #3
 8001e52:	d006      	beq.n	8001e62 <SystemCoreClockUpdate+0xca>
 8001e54:	e00b      	b.n	8001e6e <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8001e56:	4a24      	ldr	r2, [pc, #144]	@ (8001ee8 <SystemCoreClockUpdate+0x150>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	613b      	str	r3, [r7, #16]
          break;
 8001e60:	e00b      	b.n	8001e7a <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8001e62:	4a22      	ldr	r2, [pc, #136]	@ (8001eec <SystemCoreClockUpdate+0x154>)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e6a:	613b      	str	r3, [r7, #16]
          break;
 8001e6c:	e005      	b.n	8001e7a <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e76:	613b      	str	r3, [r7, #16]
          break;
 8001e78:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8001e7a:	4b18      	ldr	r3, [pc, #96]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	fb02 f303 	mul.w	r3, r2, r3
 8001e8a:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001e8c:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0e5b      	lsrs	r3, r3, #25
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	3301      	adds	r3, #1
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea4:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001ea6:	6013      	str	r3, [r2, #0]
      break;
 8001ea8:	e003      	b.n	8001eb2 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8001eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	6013      	str	r3, [r2, #0]
      break;
 8001eb0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <SystemCoreClockUpdate+0x144>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <SystemCoreClockUpdate+0x158>)
 8001ebe:	5cd3      	ldrb	r3, [r2, r3]
 8001ec0:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001ec2:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ecc:	4a05      	ldr	r2, [pc, #20]	@ (8001ee4 <SystemCoreClockUpdate+0x14c>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	371c      	adds	r7, #28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	0800c084 	.word	0x0800c084
 8001ee4:	20000010 	.word	0x20000010
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	007a1200 	.word	0x007a1200
 8001ef0:	0800c06c 	.word	0x0800c06c

08001ef4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001ef4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ef8:	f7ff ff3c 	bl	8001d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001efc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001efe:	e003      	b.n	8001f08 <LoopCopyDataInit>

08001f00 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001f02:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001f04:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001f06:	3104      	adds	r1, #4

08001f08 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001f08:	480a      	ldr	r0, [pc, #40]	@ (8001f34 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001f0c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001f0e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001f10:	d3f6      	bcc.n	8001f00 <CopyDataInit>
	ldr	r2, =_sbss
 8001f12:	4a0a      	ldr	r2, [pc, #40]	@ (8001f3c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001f14:	e002      	b.n	8001f1c <LoopFillZerobss>

08001f16 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001f16:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001f18:	f842 3b04 	str.w	r3, [r2], #4

08001f1c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001f1c:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <LoopForever+0x16>)
	cmp	r2, r3
 8001f1e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001f20:	d3f9      	bcc.n	8001f16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f22:	f007 f963 	bl	80091ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f26:	f7ff f803 	bl	8000f30 <main>

08001f2a <LoopForever>:

LoopForever:
    b LoopForever
 8001f2a:	e7fe      	b.n	8001f2a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001f2c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001f30:	0800c640 	.word	0x0800c640
	ldr	r0, =_sdata
 8001f34:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001f38:	2000020c 	.word	0x2000020c
	ldr	r2, =_sbss
 8001f3c:	20000210 	.word	0x20000210
	ldr	r3, = _ebss
 8001f40:	200017b8 	.word	0x200017b8

08001f44 <COMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f44:	e7fe      	b.n	8001f44 <COMP_IRQHandler>
	...

08001f48 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	@ 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10c      	bne.n	8001f72 <BSP_LED_Init+0x2a>
  {
    LED1_GPIO_CLK_ENABLE();
 8001f58:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5c:	4a26      	ldr	r2, [pc, #152]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f5e:	f043 0304 	orr.w	r3, r3, #4
 8001f62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f64:	4b24      	ldr	r3, [pc, #144]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f68:	f003 0304 	and.w	r3, r3, #4
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	e01b      	b.n	8001faa <BSP_LED_Init+0x62>
  }
  else if (Led == LED2)
 8001f72:	79fb      	ldrb	r3, [r7, #7]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d10c      	bne.n	8001f92 <BSP_LED_Init+0x4a>
  {
    LED2_GPIO_CLK_ENABLE();
 8001f78:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f7e:	f043 0302 	orr.w	r3, r3, #2
 8001f82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f84:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	e00b      	b.n	8001faa <BSP_LED_Init+0x62>
  }
  else /* Led = LED3 */
  {
    LED3_GPIO_CLK_ENABLE();
 8001f92:	4b19      	ldr	r3, [pc, #100]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f96:	4a18      	ldr	r2, [pc, #96]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ff8 <BSP_LED_Init+0xb0>)
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	4a13      	ldr	r2, [pc, #76]	@ (8001ffc <BSP_LED_Init+0xb4>)
 8001fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fb2:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002000 <BSP_LED_Init+0xb8>)
 8001fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc8:	f107 0214 	add.w	r2, r7, #20
 8001fcc:	4611      	mov	r1, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 feac 	bl	8004d2c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001fd4:	79fb      	ldrb	r3, [r7, #7]
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <BSP_LED_Init+0xb8>)
 8001fd8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	4a07      	ldr	r2, [pc, #28]	@ (8001ffc <BSP_LED_Init+0xb4>)
 8001fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f003 f820 	bl	800502c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3728      	adds	r7, #40	@ 0x28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	20000014 	.word	0x20000014
 8002000:	2000001c 	.word	0x2000001c

08002004 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	4a07      	ldr	r2, [pc, #28]	@ (8002030 <BSP_LED_On+0x2c>)
 8002012:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	4a06      	ldr	r2, [pc, #24]	@ (8002034 <BSP_LED_On+0x30>)
 800201a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800201e:	2201      	movs	r2, #1
 8002020:	4619      	mov	r1, r3
 8002022:	f003 f803 	bl	800502c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	2000001c 	.word	0x2000001c
 8002034:	20000014 	.word	0x20000014

08002038 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08c      	sub	sp, #48	@ 0x30
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	460a      	mov	r2, r1
 8002042:	71fb      	strb	r3, [r7, #7]
 8002044:	4613      	mov	r3, r2
 8002046:	71bb      	strb	r3, [r7, #6]
  int32_t               status = BSP_ERROR_NONE;
 8002048:	2300      	movs	r3, #0
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef      GPIO_Init;
  uint32_t              BSP_BUTTON_IT_PRIO[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
 800204c:	230f      	movs	r3, #15
 800204e:	617b      	str	r3, [r7, #20]
  uint32_t              BUTTON_EXTI_LINE[BUTTONn]   = {BUTTON_USER_EXTI_LINE};
 8002050:	4b3f      	ldr	r3, [pc, #252]	@ (8002150 <BSP_PB_Init+0x118>)
 8002052:	613b      	str	r3, [r7, #16]
  BSP_EXTI_LineCallback ButtonCallback[BUTTONn]     = {BUTTON_USER_EXTI_Callback};
 8002054:	4b3f      	ldr	r3, [pc, #252]	@ (8002154 <BSP_PB_Init+0x11c>)
 8002056:	60fb      	str	r3, [r7, #12]

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002058:	4b3f      	ldr	r3, [pc, #252]	@ (8002158 <BSP_PB_Init+0x120>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205c:	4a3e      	ldr	r2, [pc, #248]	@ (8002158 <BSP_PB_Init+0x120>)
 800205e:	f043 0304 	orr.w	r3, r3, #4
 8002062:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002064:	4b3c      	ldr	r3, [pc, #240]	@ (8002158 <BSP_PB_Init+0x120>)
 8002066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]

  GPIO_Init.Pin   = BUTTON_PIN[Button];
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	4a3a      	ldr	r2, [pc, #232]	@ (800215c <BSP_PB_Init+0x124>)
 8002074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002078:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 800207e:	2302      	movs	r3, #2
 8002080:	627b      	str	r3, [r7, #36]	@ 0x24

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002082:	79bb      	ldrb	r3, [r7, #6]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10b      	bne.n	80020a0 <BSP_PB_Init+0x68>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 8002088:	2300      	movs	r3, #0
 800208a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	4a34      	ldr	r2, [pc, #208]	@ (8002160 <BSP_PB_Init+0x128>)
 8002090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002094:	f107 0218 	add.w	r2, r7, #24
 8002098:	4611      	mov	r1, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f002 fe46 	bl	8004d2c <HAL_GPIO_Init>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 80020a0:	79bb      	ldrb	r3, [r7, #6]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d14f      	bne.n	8002146 <BSP_PB_Init+0x10e>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 80020a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002160 <BSP_PB_Init+0x128>)
 80020b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b4:	f107 0218 	add.w	r2, r7, #24
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f002 fe36 	bl	8004d2c <HAL_GPIO_Init>

    if (HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) == HAL_OK)
 80020c0:	79fa      	ldrb	r2, [r7, #7]
 80020c2:	4613      	mov	r3, r2
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4a26      	ldr	r2, [pc, #152]	@ (8002164 <BSP_PB_Init+0x12c>)
 80020cc:	441a      	add	r2, r3
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	3330      	adds	r3, #48	@ 0x30
 80020d4:	443b      	add	r3, r7
 80020d6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80020da:	4619      	mov	r1, r3
 80020dc:	4610      	mov	r0, r2
 80020de:	f002 fdc9 	bl	8004c74 <HAL_EXTI_GetHandle>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d12b      	bne.n	8002140 <BSP_PB_Init+0x108>
    {
      if (HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_RISING_CB_ID, ButtonCallback[Button]) == HAL_OK)
 80020e8:	79fa      	ldrb	r2, [r7, #7]
 80020ea:	4613      	mov	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002164 <BSP_PB_Init+0x12c>)
 80020f4:	1898      	adds	r0, r3, r2
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	3330      	adds	r3, #48	@ 0x30
 80020fc:	443b      	add	r3, r7
 80020fe:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8002102:	461a      	mov	r2, r3
 8002104:	2101      	movs	r1, #1
 8002106:	f002 fd89 	bl	8004c1c <HAL_EXTI_RegisterCallback>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d113      	bne.n	8002138 <BSP_PB_Init+0x100>
      {
        /* Enable and set Button EXTI Interrupt to the lowest priority */
        HAL_NVIC_SetPriority(BUTTON_IRQn[Button], BSP_BUTTON_IT_PRIO[Button], 0x00);
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	4a15      	ldr	r2, [pc, #84]	@ (8002168 <BSP_PB_Init+0x130>)
 8002114:	56d0      	ldrsb	r0, [r2, r3]
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	3330      	adds	r3, #48	@ 0x30
 800211c:	443b      	add	r3, r7
 800211e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002122:	2200      	movs	r2, #0
 8002124:	4619      	mov	r1, r3
 8002126:	f001 ff76 	bl	8004016 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	4a0e      	ldr	r2, [pc, #56]	@ (8002168 <BSP_PB_Init+0x130>)
 800212e:	56d3      	ldrsb	r3, [r2, r3]
 8002130:	4618      	mov	r0, r3
 8002132:	f001 ff8a 	bl	800404a <HAL_NVIC_EnableIRQ>
 8002136:	e006      	b.n	8002146 <BSP_PB_Init+0x10e>
      }
      else
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 8002138:	f06f 0303 	mvn.w	r3, #3
 800213c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800213e:	e002      	b.n	8002146 <BSP_PB_Init+0x10e>
      }
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8002140:	f06f 0303 	mvn.w	r3, #3
 8002144:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }

  return status;
 8002146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002148:	4618      	mov	r0, r3
 800214a:	3730      	adds	r7, #48	@ 0x30
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	0600000d 	.word	0x0600000d
 8002154:	08002355 	.word	0x08002355
 8002158:	40021000 	.word	0x40021000
 800215c:	20000028 	.word	0x20000028
 8002160:	2000002c 	.word	0x2000002c
 8002164:	20001658 	.word	0x20001658
 8002168:	20000030 	.word	0x20000030

0800216c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <BSP_PB_IRQHandler>:
  *   This parameter should be:
  *     @arg BUTTON_USER
  * @retval None.
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800218e:	79fa      	ldrb	r2, [r7, #7]
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <BSP_PB_IRQHandler+0x28>)
 800219a:	4413      	add	r3, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f002 fd7d 	bl	8004c9c <HAL_EXTI_IRQHandler>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20001658 	.word	0x20001658

080021b0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	6039      	str	r1, [r7, #0]
 80021ba:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d103      	bne.n	80021ce <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
 80021c6:	f06f 0301 	mvn.w	r3, #1
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	e03a      	b.n	8002244 <BSP_COM_Init+0x94>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	491f      	ldr	r1, [pc, #124]	@ (8002250 <BSP_COM_Init+0xa0>)
 80021d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80021d8:	491e      	ldr	r1, [pc, #120]	@ (8002254 <BSP_COM_Init+0xa4>)
 80021da:	2094      	movs	r0, #148	@ 0x94
 80021dc:	fb00 f303 	mul.w	r3, r0, r3
 80021e0:	440b      	add	r3, r1
 80021e2:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2294      	movs	r2, #148	@ 0x94
 80021e8:	fb02 f303 	mul.w	r3, r2, r3
 80021ec:	4a19      	ldr	r2, [pc, #100]	@ (8002254 <BSP_COM_Init+0xa4>)
 80021ee:	4413      	add	r3, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 f8b7 	bl	8002364 <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d123      	bne.n	8002244 <BSP_COM_Init+0x94>
    {
      if (COM == COM1)
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d110      	bne.n	8002224 <BSP_COM_Init+0x74>
      {
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2294      	movs	r2, #148	@ 0x94
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <BSP_COM_Init+0xa4>)
 800220c:	4413      	add	r3, r2
 800220e:	6839      	ldr	r1, [r7, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f000 f83d 	bl	8002290 <MX_LPUART1_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d013      	beq.n	8002244 <BSP_COM_Init+0x94>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 800221c:	f06f 0303 	mvn.w	r3, #3
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	e00f      	b.n	8002244 <BSP_COM_Init+0x94>
        }
      }
      else /* COM = COM2 */
      {
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	2294      	movs	r2, #148	@ 0x94
 8002228:	fb02 f303 	mul.w	r3, r2, r3
 800222c:	4a09      	ldr	r2, [pc, #36]	@ (8002254 <BSP_COM_Init+0xa4>)
 800222e:	4413      	add	r3, r2
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f85d 	bl	80022f2 <MX_USART3_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <BSP_COM_Init+0x94>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 800223e:	f06f 0303 	mvn.w	r3, #3
 8002242:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return status;
 8002244:	68fb      	ldr	r3, [r7, #12]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000034 	.word	0x20000034
 8002254:	20001530 	.word	0x20001530

08002258 <__io_putchar>:
#if defined(__ARMCC_VERSION) || defined(__ICCARM__)
int fputc(int ch, __attribute__((unused))FILE *f)
#elif __GNUC__
int __io_putchar(int ch)
#endif
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002260:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <__io_putchar+0x30>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	461a      	mov	r2, r3
 8002266:	2394      	movs	r3, #148	@ 0x94
 8002268:	fb02 f303 	mul.w	r3, r2, r3
 800226c:	4a07      	ldr	r2, [pc, #28]	@ (800228c <__io_putchar+0x34>)
 800226e:	1898      	adds	r0, r3, r2
 8002270:	1d39      	adds	r1, r7, #4
 8002272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002276:	2201      	movs	r2, #1
 8002278:	f005 fc42 	bl	8007b00 <HAL_UART_Transmit>
  return ch;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20001664 	.word	0x20001664
 800228c:	20001530 	.word	0x20001530

08002290 <MX_LPUART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	891b      	ldrh	r3, [r3, #8]
 80022ae:	461a      	mov	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	895b      	ldrh	r3, [r3, #10]
 80022b8:	461a      	mov	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	220c      	movs	r2, #12
 80022c2:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	899b      	ldrh	r3, [r3, #12]
 80022c8:	461a      	mov	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022d4:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f005 fbb2 	bl	8007a4c <HAL_UART_Init>
 80022e8:	4603      	mov	r3, r0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <MX_USART3_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	891b      	ldrh	r3, [r3, #8]
 8002310:	461a      	mov	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	895b      	ldrh	r3, [r3, #10]
 800231a:	461a      	mov	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	220c      	movs	r2, #12
 8002324:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	899b      	ldrh	r3, [r3, #12]
 800232a:	461a      	mov	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002336:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f005 fb81 	bl	8007a4c <HAL_UART_Init>
 800234a:	4603      	mov	r3, r0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002358:	2000      	movs	r0, #0
 800235a:	f7ff ff07 	bl	800216c <BSP_PB_Callback>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b098      	sub	sp, #96	@ 0x60
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_Init;
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 800236c:	4a60      	ldr	r2, [pc, #384]	@ (80024f0 <UART_MspInit+0x18c>)
 800236e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002372:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002376:	e883 0003 	stmia.w	r3, {r0, r1}
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 800237a:	4a5d      	ldr	r2, [pc, #372]	@ (80024f0 <UART_MspInit+0x18c>)
 800237c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002380:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002384:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN, COM2_TX_PIN};
 8002388:	4b5a      	ldr	r3, [pc, #360]	@ (80024f4 <UART_MspInit+0x190>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 800238e:	4b5a      	ldr	r3, [pc, #360]	@ (80024f8 <UART_MspInit+0x194>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF, COM2_TX_AF};
 8002394:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8002398:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF, COM2_RX_AF};
 800239a:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 800239e:	853b      	strh	r3, [r7, #40]	@ 0x28
  COM_TypeDef      COM;

  /* Get COM according instance */
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a55      	ldr	r2, [pc, #340]	@ (80024fc <UART_MspInit+0x198>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	bf14      	ite	ne
 80023aa:	2301      	movne	r3, #1
 80023ac:	2300      	moveq	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* Enable COM and GPIO clocks */
  if (COM == COM1)
 80023b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d132      	bne.n	8002422 <UART_MspInit+0xbe>
  {
    /* Enable VddIO2 for GPIOG */
    __HAL_RCC_PWR_CLK_ENABLE();
 80023bc:	4b50      	ldr	r3, [pc, #320]	@ (8002500 <UART_MspInit+0x19c>)
 80023be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002500 <UART_MspInit+0x19c>)
 80023c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80023c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002500 <UART_MspInit+0x19c>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    HAL_PWREx_EnableVddIO2();
 80023d4:	f003 f916 	bl	8005604 <HAL_PWREx_EnableVddIO2>
    COM1_TX_GPIO_CLK_ENABLE();
 80023d8:	4b49      	ldr	r3, [pc, #292]	@ (8002500 <UART_MspInit+0x19c>)
 80023da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023dc:	4a48      	ldr	r2, [pc, #288]	@ (8002500 <UART_MspInit+0x19c>)
 80023de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023e4:	4b46      	ldr	r3, [pc, #280]	@ (8002500 <UART_MspInit+0x19c>)
 80023e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ec:	623b      	str	r3, [r7, #32]
 80023ee:	6a3b      	ldr	r3, [r7, #32]
    COM1_RX_GPIO_CLK_ENABLE();
 80023f0:	4b43      	ldr	r3, [pc, #268]	@ (8002500 <UART_MspInit+0x19c>)
 80023f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f4:	4a42      	ldr	r2, [pc, #264]	@ (8002500 <UART_MspInit+0x19c>)
 80023f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023fc:	4b40      	ldr	r3, [pc, #256]	@ (8002500 <UART_MspInit+0x19c>)
 80023fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	69fb      	ldr	r3, [r7, #28]
    COM1_CLK_ENABLE();
 8002408:	4b3d      	ldr	r3, [pc, #244]	@ (8002500 <UART_MspInit+0x19c>)
 800240a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800240c:	4a3c      	ldr	r2, [pc, #240]	@ (8002500 <UART_MspInit+0x19c>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002414:	4b3a      	ldr	r3, [pc, #232]	@ (8002500 <UART_MspInit+0x19c>)
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	61bb      	str	r3, [r7, #24]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	e023      	b.n	800246a <UART_MspInit+0x106>
  }
  else /* COM = COM2 */
  {
    COM2_TX_GPIO_CLK_ENABLE();
 8002422:	4b37      	ldr	r3, [pc, #220]	@ (8002500 <UART_MspInit+0x19c>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	4a36      	ldr	r2, [pc, #216]	@ (8002500 <UART_MspInit+0x19c>)
 8002428:	f043 0308 	orr.w	r3, r3, #8
 800242c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800242e:	4b34      	ldr	r3, [pc, #208]	@ (8002500 <UART_MspInit+0x19c>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	697b      	ldr	r3, [r7, #20]
    COM2_RX_GPIO_CLK_ENABLE();
 800243a:	4b31      	ldr	r3, [pc, #196]	@ (8002500 <UART_MspInit+0x19c>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243e:	4a30      	ldr	r2, [pc, #192]	@ (8002500 <UART_MspInit+0x19c>)
 8002440:	f043 0308 	orr.w	r3, r3, #8
 8002444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002446:	4b2e      	ldr	r3, [pc, #184]	@ (8002500 <UART_MspInit+0x19c>)
 8002448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	693b      	ldr	r3, [r7, #16]
    COM2_CLK_ENABLE();
 8002452:	4b2b      	ldr	r3, [pc, #172]	@ (8002500 <UART_MspInit+0x19c>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	4a2a      	ldr	r2, [pc, #168]	@ (8002500 <UART_MspInit+0x19c>)
 8002458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800245c:	6593      	str	r3, [r2, #88]	@ 0x58
 800245e:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <UART_MspInit+0x19c>)
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
  }

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 800246a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	3360      	adds	r3, #96	@ 0x60
 8002472:	443b      	add	r3, r7
 8002474:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8002478:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800247a:	2302      	movs	r3, #2
 800247c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 800247e:	2302      	movs	r3, #2
 8002480:	657b      	str	r3, [r7, #84]	@ 0x54
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002482:	2301      	movs	r3, #1
 8002484:	653b      	str	r3, [r7, #80]	@ 0x50
  GPIO_Init.Alternate = COM_TX_AF[COM];
 8002486:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800248a:	3360      	adds	r3, #96	@ 0x60
 800248c:	443b      	add	r3, r7
 800248e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002492:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 8002494:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	3360      	adds	r3, #96	@ 0x60
 800249c:	443b      	add	r3, r7
 800249e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80024a2:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f002 fc3f 	bl	8004d2c <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 80024ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	3360      	adds	r3, #96	@ 0x60
 80024b6:	443b      	add	r3, r7
 80024b8:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 80024bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_Init.Alternate = COM_RX_AF[COM];
 80024be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80024c2:	3360      	adds	r3, #96	@ 0x60
 80024c4:	443b      	add	r3, r7
 80024c6:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80024ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 80024cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	3360      	adds	r3, #96	@ 0x60
 80024d4:	443b      	add	r3, r7
 80024d6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80024da:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80024de:	4611      	mov	r1, r2
 80024e0:	4618      	mov	r0, r3
 80024e2:	f002 fc23 	bl	8004d2c <HAL_GPIO_Init>
}
 80024e6:	bf00      	nop
 80024e8:	3760      	adds	r7, #96	@ 0x60
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	0800c05c 	.word	0x0800c05c
 80024f4:	0800c064 	.word	0x0800c064
 80024f8:	0800c068 	.word	0x0800c068
 80024fc:	40008000 	.word	0x40008000
 8002500:	40021000 	.word	0x40021000

08002504 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800250e:	2004      	movs	r0, #4
 8002510:	f001 fd76 	bl	8004000 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8002514:	f7ff fc40 	bl	8001d98 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002518:	2000      	movs	r0, #0
 800251a:	f000 f80d 	bl	8002538 <HAL_InitTick>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	71fb      	strb	r3, [r7, #7]
 8002528:	e001      	b.n	800252e <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800252a:	f7ff f955 	bl	80017d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800252e:	79fb      	ldrb	r3, [r7, #7]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002540:	2300      	movs	r3, #0
 8002542:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002544:	4b17      	ldr	r3, [pc, #92]	@ (80025a4 <HAL_InitTick+0x6c>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d023      	beq.n	8002594 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800254c:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <HAL_InitTick+0x70>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	4b14      	ldr	r3, [pc, #80]	@ (80025a4 <HAL_InitTick+0x6c>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800255a:	fbb3 f3f1 	udiv	r3, r3, r1
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	4618      	mov	r0, r3
 8002564:	f001 fd7f 	bl	8004066 <HAL_SYSTICK_Config>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d10f      	bne.n	800258e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b07      	cmp	r3, #7
 8002572:	d809      	bhi.n	8002588 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002574:	2200      	movs	r2, #0
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	f04f 30ff 	mov.w	r0, #4294967295
 800257c:	f001 fd4b 	bl	8004016 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002580:	4a0a      	ldr	r2, [pc, #40]	@ (80025ac <HAL_InitTick+0x74>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e007      	b.n	8002598 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
 800258c:	e004      	b.n	8002598 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	e001      	b.n	8002598 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000040 	.word	0x20000040
 80025a8:	20000010 	.word	0x20000010
 80025ac:	2000003c 	.word	0x2000003c

080025b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_IncTick+0x20>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_IncTick+0x24>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4413      	add	r3, r2
 80025c0:	4a04      	ldr	r2, [pc, #16]	@ (80025d4 <HAL_IncTick+0x24>)
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000040 	.word	0x20000040
 80025d4:	20001668 	.word	0x20001668

080025d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return uwTick;
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <HAL_GetTick+0x14>)
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20001668 	.word	0x20001668

080025f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	609a      	str	r2, [r3, #8]
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	609a      	str	r2, [r3, #8]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3360      	adds	r3, #96	@ 0x60
 800266a:	461a      	mov	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b08      	ldr	r3, [pc, #32]	@ (800269c <LL_ADC_SetOffset+0x44>)
 800267a:	4013      	ands	r3, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	4313      	orrs	r3, r2
 8002688:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002690:	bf00      	nop
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	03fff000 	.word	0x03fff000

080026a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3360      	adds	r3, #96	@ 0x60
 80026ae:	461a      	mov	r2, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	3360      	adds	r3, #96	@ 0x60
 80026dc:	461a      	mov	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	431a      	orrs	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	615a      	str	r2, [r3, #20]
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800274e:	b480      	push	{r7}
 8002750:	b087      	sub	sp, #28
 8002752:	af00      	add	r7, sp, #0
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	3330      	adds	r3, #48	@ 0x30
 800275e:	461a      	mov	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	4413      	add	r3, r2
 800276c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	211f      	movs	r1, #31
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	401a      	ands	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0e9b      	lsrs	r3, r3, #26
 8002786:	f003 011f 	and.w	r1, r3, #31
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	fa01 f303 	lsl.w	r3, r1, r3
 8002794:	431a      	orrs	r2, r3
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800279a:	bf00      	nop
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	3314      	adds	r3, #20
 80027dc:	461a      	mov	r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	0e5b      	lsrs	r3, r3, #25
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	4413      	add	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	0d1b      	lsrs	r3, r3, #20
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	2107      	movs	r1, #7
 80027fa:	fa01 f303 	lsl.w	r3, r1, r3
 80027fe:	43db      	mvns	r3, r3
 8002800:	401a      	ands	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	0d1b      	lsrs	r3, r3, #20
 8002806:	f003 031f 	and.w	r3, r3, #31
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	431a      	orrs	r2, r3
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002816:	bf00      	nop
 8002818:	371c      	adds	r7, #28
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800283c:	43db      	mvns	r3, r3
 800283e:	401a      	ands	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f003 0318 	and.w	r3, r3, #24
 8002846:	4908      	ldr	r1, [pc, #32]	@ (8002868 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002848:	40d9      	lsrs	r1, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	400b      	ands	r3, r1
 800284e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002852:	431a      	orrs	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	0007ffff 	.word	0x0007ffff

0800286c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 031f 	and.w	r3, r3, #31
}
 800287c:	4618      	mov	r0, r3
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6093      	str	r3, [r2, #8]
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028dc:	d101      	bne.n	80028e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002900:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002904:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002928:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800292c:	d101      	bne.n	8002932 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002950:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002954:	f043 0201 	orr.w	r2, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d101      	bne.n	8002980 <LL_ADC_IsEnabled+0x18>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <LL_ADC_IsEnabled+0x1a>
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800299e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029a2:	f043 0204 	orr.w	r2, r3, #4
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d101      	bne.n	80029ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 0308 	and.w	r3, r3, #8
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d101      	bne.n	80029f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b089      	sub	sp, #36	@ 0x24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e12e      	b.n	8002c7c <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d109      	bne.n	8002a40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7fe fef7 	bl	8001820 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff3f 	bl	80028c8 <LL_ADC_IsDeepPowerDownEnabled>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d004      	beq.n	8002a5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff25 	bl	80028a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff ff5a 	bl	8002918 <LL_ADC_IsInternalRegulatorEnabled>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d115      	bne.n	8002a96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff ff3e 	bl	80028f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a74:	4b83      	ldr	r3, [pc, #524]	@ (8002c84 <HAL_ADC_Init+0x280>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	099b      	lsrs	r3, r3, #6
 8002a7a:	4a83      	ldr	r2, [pc, #524]	@ (8002c88 <HAL_ADC_Init+0x284>)
 8002a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a80:	099b      	lsrs	r3, r3, #6
 8002a82:	3301      	adds	r3, #1
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a88:	e002      	b.n	8002a90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f9      	bne.n	8002a8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff3c 	bl	8002918 <LL_ADC_IsInternalRegulatorEnabled>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10d      	bne.n	8002ac2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	f043 0210 	orr.w	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab6:	f043 0201 	orr.w	r2, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff ff75 	bl	80029b6 <LL_ADC_REG_IsConversionOngoing>
 8002acc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad2:	f003 0310 	and.w	r3, r3, #16
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f040 80c7 	bne.w	8002c6a <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f040 80c3 	bne.w	8002c6a <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002aec:	f043 0202 	orr.w	r2, r3, #2
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff35 	bl	8002968 <LL_ADC_IsEnabled>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d110      	bne.n	8002b26 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b04:	4861      	ldr	r0, [pc, #388]	@ (8002c8c <HAL_ADC_Init+0x288>)
 8002b06:	f7ff ff2f 	bl	8002968 <LL_ADC_IsEnabled>
 8002b0a:	4604      	mov	r4, r0
 8002b0c:	4860      	ldr	r0, [pc, #384]	@ (8002c90 <HAL_ADC_Init+0x28c>)
 8002b0e:	f7ff ff2b 	bl	8002968 <LL_ADC_IsEnabled>
 8002b12:	4603      	mov	r3, r0
 8002b14:	4323      	orrs	r3, r4
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d105      	bne.n	8002b26 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4619      	mov	r1, r3
 8002b20:	485c      	ldr	r0, [pc, #368]	@ (8002c94 <HAL_ADC_Init+0x290>)
 8002b22:	f7ff fd65 	bl	80025f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7e5b      	ldrb	r3, [r3, #25]
 8002b2a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b30:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b36:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b3c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b44:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b46:	4313      	orrs	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d106      	bne.n	8002b62 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	045b      	lsls	r3, r3, #17
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6e:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	4b44      	ldr	r3, [pc, #272]	@ (8002c98 <HAL_ADC_Init+0x294>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	69b9      	ldr	r1, [r7, #24]
 8002b8e:	430b      	orrs	r3, r1
 8002b90:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff ff20 	bl	80029dc <LL_ADC_INJ_IsConversionOngoing>
 8002b9c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d140      	bne.n	8002c26 <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d13d      	bne.n	8002c26 <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	7e1b      	ldrb	r3, [r3, #24]
 8002bb2:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bb4:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002bbc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bcc:	f023 0306 	bic.w	r3, r3, #6
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6812      	ldr	r2, [r2, #0]
 8002bd4:	69b9      	ldr	r1, [r7, #24]
 8002bd6:	430b      	orrs	r3, r1
 8002bd8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d118      	bne.n	8002c16 <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002bee:	f023 0304 	bic.w	r3, r3, #4
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002bfa:	4311      	orrs	r1, r2
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c00:	4311      	orrs	r1, r2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c06:	430a      	orrs	r2, r1
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	611a      	str	r2, [r3, #16]
 8002c14:	e007      	b.n	8002c26 <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d10c      	bne.n	8002c48 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c34:	f023 010f 	bic.w	r1, r3, #15
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	1e5a      	subs	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c46:	e007      	b.n	8002c58 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 020f 	bic.w	r2, r2, #15
 8002c56:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5c:	f023 0303 	bic.w	r3, r3, #3
 8002c60:	f043 0201 	orr.w	r2, r3, #1
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c68:	e007      	b.n	8002c7a <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6e:	f043 0210 	orr.w	r2, r3, #16
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3724      	adds	r7, #36	@ 0x24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd90      	pop	{r4, r7, pc}
 8002c84:	20000010 	.word	0x20000010
 8002c88:	053e2d63 	.word	0x053e2d63
 8002c8c:	42028000 	.word	0x42028000
 8002c90:	42028100 	.word	0x42028100
 8002c94:	42028300 	.word	0x42028300
 8002c98:	fff0c007 	.word	0xfff0c007

08002c9c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ca4:	4891      	ldr	r0, [pc, #580]	@ (8002eec <HAL_ADC_Start_IT+0x250>)
 8002ca6:	f7ff fde1 	bl	800286c <LL_ADC_GetMultimode>
 8002caa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fe80 	bl	80029b6 <LL_ADC_REG_IsConversionOngoing>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f040 8110 	bne.w	8002ede <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_ADC_Start_IT+0x30>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	e10b      	b.n	8002ee4 <HAL_ADC_Start_IT+0x248>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 ff41 	bl	8003b5c <ADC_Enable>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cde:	7dfb      	ldrb	r3, [r7, #23]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f040 80f7 	bne.w	8002ed4 <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cee:	f023 0301 	bic.w	r3, r3, #1
 8002cf2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8002ef0 <HAL_ADC_Start_IT+0x254>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d002      	beq.n	8002d0a <HAL_ADC_Start_IT+0x6e>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	e000      	b.n	8002d0c <HAL_ADC_Start_IT+0x70>
 8002d0a:	4b7a      	ldr	r3, [pc, #488]	@ (8002ef4 <HAL_ADC_Start_IT+0x258>)
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d002      	beq.n	8002d1a <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d105      	bne.n	8002d26 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d006      	beq.n	8002d40 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d36:	f023 0206 	bic.w	r2, r3, #6
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d3e:	e002      	b.n	8002d46 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	221c      	movs	r2, #28
 8002d4c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685a      	ldr	r2, [r3, #4]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f022 021c 	bic.w	r2, r2, #28
 8002d64:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d108      	bne.n	8002d80 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0208 	orr.w	r2, r2, #8
 8002d7c:	605a      	str	r2, [r3, #4]
          break;
 8002d7e:	e008      	b.n	8002d92 <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0204 	orr.w	r2, r2, #4
 8002d8e:	605a      	str	r2, [r3, #4]
          break;
 8002d90:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d107      	bne.n	8002daa <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 0210 	orr.w	r2, r2, #16
 8002da8:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a50      	ldr	r2, [pc, #320]	@ (8002ef0 <HAL_ADC_Start_IT+0x254>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d002      	beq.n	8002dba <HAL_ADC_Start_IT+0x11e>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	e000      	b.n	8002dbc <HAL_ADC_Start_IT+0x120>
 8002dba:	4b4e      	ldr	r3, [pc, #312]	@ (8002ef4 <HAL_ADC_Start_IT+0x258>)
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6812      	ldr	r2, [r2, #0]
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d008      	beq.n	8002dd6 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d005      	beq.n	8002dd6 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	2b05      	cmp	r3, #5
 8002dce:	d002      	beq.n	8002dd6 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	2b09      	cmp	r3, #9
 8002dd4:	d13a      	bne.n	8002e4c <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d02d      	beq.n	8002e40 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d110      	bne.n	8002e1e <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0220 	bic.w	r2, r2, #32
 8002e0a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e1a:	605a      	str	r2, [r3, #4]
              break;
 8002e1c:	e010      	b.n	8002e40 <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e2c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0220 	orr.w	r2, r2, #32
 8002e3c:	605a      	str	r2, [r3, #4]
              break;
 8002e3e:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fda2 	bl	800298e <LL_ADC_REG_StartConversion>
 8002e4a:	e04a      	b.n	8002ee2 <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e50:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a24      	ldr	r2, [pc, #144]	@ (8002ef0 <HAL_ADC_Start_IT+0x254>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d002      	beq.n	8002e68 <HAL_ADC_Start_IT+0x1cc>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	e000      	b.n	8002e6a <HAL_ADC_Start_IT+0x1ce>
 8002e68:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <HAL_ADC_Start_IT+0x258>)
 8002e6a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d034      	beq.n	8002ee2 <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e80:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	659a      	str	r2, [r3, #88]	@ 0x58
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d110      	bne.n	8002eb2 <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0220 	bic.w	r2, r2, #32
 8002e9e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002eae:	605a      	str	r2, [r3, #4]
              break;
 8002eb0:	e017      	b.n	8002ee2 <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ec0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f042 0220 	orr.w	r2, r2, #32
 8002ed0:	605a      	str	r2, [r3, #4]
              break;
 8002ed2:	e006      	b.n	8002ee2 <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002edc:	e001      	b.n	8002ee2 <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	42028300 	.word	0x42028300
 8002ef0:	42028100 	.word	0x42028100
 8002ef4:	42028000 	.word	0x42028000

08002ef8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08a      	sub	sp, #40	@ 0x28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f30:	4882      	ldr	r0, [pc, #520]	@ (800313c <HAL_ADC_IRQHandler+0x228>)
 8002f32:	f7ff fc9b 	bl	800286c <LL_ADC_GetMultimode>
 8002f36:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d017      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x5e>
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d012      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f50:	f003 0310 	and.w	r3, r3, #16
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d105      	bne.n	8002f64 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fecd 	bl	8003d04 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d004      	beq.n	8002f86 <HAL_ADC_IRQHandler+0x72>
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10a      	bne.n	8002f9c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8083 	beq.w	8003098 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d07d      	beq.n	8003098 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa0:	f003 0310 	and.w	r3, r3, #16
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d105      	bne.n	8002fb4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff fbb5 	bl	8002728 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d062      	beq.n	800308a <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a5d      	ldr	r2, [pc, #372]	@ (8003140 <HAL_ADC_IRQHandler+0x22c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d002      	beq.n	8002fd4 <HAL_ADC_IRQHandler+0xc0>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	e000      	b.n	8002fd6 <HAL_ADC_IRQHandler+0xc2>
 8002fd4:	4b5b      	ldr	r3, [pc, #364]	@ (8003144 <HAL_ADC_IRQHandler+0x230>)
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	6812      	ldr	r2, [r2, #0]
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d008      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2b05      	cmp	r3, #5
 8002fe8:	d002      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2b09      	cmp	r3, #9
 8002fee:	d104      	bne.n	8002ffa <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	623b      	str	r3, [r7, #32]
 8002ff8:	e00c      	b.n	8003014 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a50      	ldr	r2, [pc, #320]	@ (8003140 <HAL_ADC_IRQHandler+0x22c>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d002      	beq.n	800300a <HAL_ADC_IRQHandler+0xf6>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	e000      	b.n	800300c <HAL_ADC_IRQHandler+0xf8>
 800300a:	4b4e      	ldr	r3, [pc, #312]	@ (8003144 <HAL_ADC_IRQHandler+0x230>)
 800300c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d135      	bne.n	800308a <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0308 	and.w	r3, r3, #8
 8003028:	2b08      	cmp	r3, #8
 800302a:	d12e      	bne.n	800308a <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fcc0 	bl	80029b6 <LL_ADC_REG_IsConversionOngoing>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d11a      	bne.n	8003072 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 020c 	bic.w	r2, r2, #12
 800304a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003050:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d112      	bne.n	800308a <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003068:	f043 0201 	orr.w	r2, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003070:	e00b      	b.n	800308a <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003076:	f043 0210 	orr.w	r2, r3, #16
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003082:	f043 0201 	orr.w	r2, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7fe fa82 	bl	8001594 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	220c      	movs	r2, #12
 8003096:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0320 	and.w	r3, r3, #32
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <HAL_ADC_IRQHandler+0x198>
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10b      	bne.n	80030c4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f000 809f 	beq.w	80031f6 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 8099 	beq.w	80031f6 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d105      	bne.n	80030dc <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fb60 	bl	80027a6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80030e6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fb1b 	bl	8002728 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030f2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a11      	ldr	r2, [pc, #68]	@ (8003140 <HAL_ADC_IRQHandler+0x22c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d002      	beq.n	8003104 <HAL_ADC_IRQHandler+0x1f0>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	e000      	b.n	8003106 <HAL_ADC_IRQHandler+0x1f2>
 8003104:	4b0f      	ldr	r3, [pc, #60]	@ (8003144 <HAL_ADC_IRQHandler+0x230>)
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	4293      	cmp	r3, r2
 800310c:	d008      	beq.n	8003120 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2b06      	cmp	r3, #6
 8003118:	d002      	beq.n	8003120 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b07      	cmp	r3, #7
 800311e:	d104      	bne.n	800312a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	623b      	str	r3, [r7, #32]
 8003128:	e013      	b.n	8003152 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a04      	ldr	r2, [pc, #16]	@ (8003140 <HAL_ADC_IRQHandler+0x22c>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d009      	beq.n	8003148 <HAL_ADC_IRQHandler+0x234>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	e007      	b.n	800314a <HAL_ADC_IRQHandler+0x236>
 800313a:	bf00      	nop
 800313c:	42028300 	.word	0x42028300
 8003140:	42028100 	.word	0x42028100
 8003144:	42028000 	.word	0x42028000
 8003148:	4b7d      	ldr	r3, [pc, #500]	@ (8003340 <HAL_ADC_IRQHandler+0x42c>)
 800314a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d047      	beq.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d007      	beq.n	8003172 <HAL_ADC_IRQHandler+0x25e>
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d03f      	beq.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800316e:	2b00      	cmp	r3, #0
 8003170:	d13a      	bne.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317c:	2b40      	cmp	r3, #64	@ 0x40
 800317e:	d133      	bne.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d12e      	bne.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff fc24 	bl	80029dc <LL_ADC_INJ_IsConversionOngoing>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d11a      	bne.n	80031d0 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031a8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d112      	bne.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	f043 0201 	orr.w	r2, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80031ce:	e00b      	b.n	80031e8 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d4:	f043 0210 	orr.w	r2, r3, #16
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e0:	f043 0201 	orr.w	r2, r3, #1
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 fd63 	bl	8003cb4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2260      	movs	r2, #96	@ 0x60
 80031f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d011      	beq.n	8003224 <HAL_ADC_IRQHandler+0x310>
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00c      	beq.n	8003224 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f896 	bl	8003348 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2280      	movs	r2, #128	@ 0x80
 8003222:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322a:	2b00      	cmp	r3, #0
 800322c:	d012      	beq.n	8003254 <HAL_ADC_IRQHandler+0x340>
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 fd49 	bl	8003cdc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003252:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800325a:	2b00      	cmp	r3, #0
 800325c:	d012      	beq.n	8003284 <HAL_ADC_IRQHandler+0x370>
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00d      	beq.n	8003284 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fd3b 	bl	8003cf0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b00      	cmp	r3, #0
 800328c:	d036      	beq.n	80032fc <HAL_ADC_IRQHandler+0x3e8>
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	f003 0310 	and.w	r3, r3, #16
 8003294:	2b00      	cmp	r3, #0
 8003296:	d031      	beq.n	80032fc <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800329c:	2b00      	cmp	r3, #0
 800329e:	d102      	bne.n	80032a6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80032a0:	2301      	movs	r3, #1
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032a4:	e014      	b.n	80032d0 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80032ac:	4825      	ldr	r0, [pc, #148]	@ (8003344 <HAL_ADC_IRQHandler+0x430>)
 80032ae:	f7ff faeb 	bl	8002888 <LL_ADC_GetMultiDMATransfer>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00b      	beq.n	80032d0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80032b8:	2301      	movs	r3, #1
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80032bc:	e008      	b.n	80032d0 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80032cc:	2301      	movs	r3, #1
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d10e      	bne.n	80032f4 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032da:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e6:	f043 0202 	orr.w	r2, r3, #2
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f834 	bl	800335c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2210      	movs	r2, #16
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003302:	2b00      	cmp	r3, #0
 8003304:	d018      	beq.n	8003338 <HAL_ADC_IRQHandler+0x424>
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003314:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003320:	f043 0208 	orr.w	r2, r3, #8
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003330:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 fcc8 	bl	8003cc8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003338:	bf00      	nop
 800333a:	3728      	adds	r7, #40	@ 0x28
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	42028000 	.word	0x42028000
 8003344:	42028300 	.word	0x42028300

08003348 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003370:	b590      	push	{r4, r7, lr}
 8003372:	b0b7      	sub	sp, #220	@ 0xdc
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x22>
 800338e:	2302      	movs	r3, #2
 8003390:	e3c1      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x7a6>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff fb09 	bl	80029b6 <LL_ADC_REG_IsConversionOngoing>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f040 83a6 	bne.w	8003af8 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	f7ff f9c8 	bl	800274e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff faf7 	bl	80029b6 <LL_ADC_REG_IsConversionOngoing>
 80033c8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fb03 	bl	80029dc <LL_ADC_INJ_IsConversionOngoing>
 80033d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f040 81c1 	bne.w	8003766 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f040 81bc 	bne.w	8003766 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033f6:	d10f      	bne.n	8003418 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2200      	movs	r2, #0
 8003402:	4619      	mov	r1, r3
 8003404:	f7ff f9e2 	bl	80027cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff f976 	bl	8002702 <LL_ADC_SetSamplingTimeCommonConfig>
 8003416:	e00e      	b.n	8003436 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	6819      	ldr	r1, [r3, #0]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	461a      	mov	r2, r3
 8003426:	f7ff f9d1 	bl	80027cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2100      	movs	r1, #0
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff f966 	bl	8002702 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	695a      	ldr	r2, [r3, #20]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	2b04      	cmp	r3, #4
 8003456:	d00a      	beq.n	800346e <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	6919      	ldr	r1, [r3, #16]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003468:	f7ff f8f6 	bl	8002658 <LL_ADC_SetOffset>
 800346c:	e17b      	b.n	8003766 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff f913 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800347a:	4603      	mov	r3, r0
 800347c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10a      	bne.n	800349a <HAL_ADC_ConfigChannel+0x12a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2100      	movs	r1, #0
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff f908 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	f003 021f 	and.w	r2, r3, #31
 8003498:	e01e      	b.n	80034d8 <HAL_ADC_ConfigChannel+0x168>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2100      	movs	r1, #0
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff f8fd 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80034a6:	4603      	mov	r3, r0
 80034a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80034b0:	fa93 f3a3 	rbit	r3, r3
 80034b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80034c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 80034c8:	2320      	movs	r3, #32
 80034ca:	e004      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 80034cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d105      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x180>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0e9b      	lsrs	r3, r3, #26
 80034ea:	f003 031f 	and.w	r3, r3, #31
 80034ee:	e018      	b.n	8003522 <HAL_ADC_ConfigChannel+0x1b2>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80034fc:	fa93 f3a3 	rbit	r3, r3
 8003500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003508:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800350c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8003514:	2320      	movs	r3, #32
 8003516:	e004      	b.n	8003522 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8003518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800351c:	fab3 f383 	clz	r3, r3
 8003520:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003522:	429a      	cmp	r2, r3
 8003524:	d106      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2200      	movs	r2, #0
 800352c:	2100      	movs	r1, #0
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff f8cc 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2101      	movs	r1, #1
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff f8b0 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003540:	4603      	mov	r3, r0
 8003542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10a      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1f0>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2101      	movs	r1, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff f8a5 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003556:	4603      	mov	r3, r0
 8003558:	0e9b      	lsrs	r3, r3, #26
 800355a:	f003 021f 	and.w	r2, r3, #31
 800355e:	e01e      	b.n	800359e <HAL_ADC_ConfigChannel+0x22e>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2101      	movs	r1, #1
 8003566:	4618      	mov	r0, r3
 8003568:	f7ff f89a 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800356c:	4603      	mov	r3, r0
 800356e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003576:	fa93 f3a3 	rbit	r3, r3
 800357a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800357e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003582:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003586:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 800358e:	2320      	movs	r3, #32
 8003590:	e004      	b.n	800359c <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8003592:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d105      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x246>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	0e9b      	lsrs	r3, r3, #26
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	e018      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x278>
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035c2:	fa93 f3a3 	rbit	r3, r3
 80035c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80035ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80035d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 80035da:	2320      	movs	r3, #32
 80035dc:	e004      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 80035de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035e2:	fab3 f383 	clz	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d106      	bne.n	80035fa <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2200      	movs	r2, #0
 80035f2:	2101      	movs	r1, #1
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff f869 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2102      	movs	r1, #2
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff f84d 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003606:	4603      	mov	r3, r0
 8003608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10a      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x2b6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2102      	movs	r1, #2
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff f842 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800361c:	4603      	mov	r3, r0
 800361e:	0e9b      	lsrs	r3, r3, #26
 8003620:	f003 021f 	and.w	r2, r3, #31
 8003624:	e01e      	b.n	8003664 <HAL_ADC_ConfigChannel+0x2f4>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2102      	movs	r1, #2
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff f837 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003632:	4603      	mov	r3, r0
 8003634:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003638:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003644:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003648:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800364c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003650:	2b00      	cmp	r3, #0
 8003652:	d101      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8003654:	2320      	movs	r3, #32
 8003656:	e004      	b.n	8003662 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8003658:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800365c:	fab3 f383 	clz	r3, r3
 8003660:	b2db      	uxtb	r3, r3
 8003662:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800366c:	2b00      	cmp	r3, #0
 800366e:	d105      	bne.n	800367c <HAL_ADC_ConfigChannel+0x30c>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	0e9b      	lsrs	r3, r3, #26
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	e016      	b.n	80036aa <HAL_ADC_ConfigChannel+0x33a>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003684:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800368e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003690:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003694:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 800369c:	2320      	movs	r3, #32
 800369e:	e004      	b.n	80036aa <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 80036a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d106      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2200      	movs	r2, #0
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f808 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2103      	movs	r1, #3
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fe ffec 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10a      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x378>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2103      	movs	r1, #3
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fe ffe1 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80036de:	4603      	mov	r3, r0
 80036e0:	0e9b      	lsrs	r3, r3, #26
 80036e2:	f003 021f 	and.w	r2, r3, #31
 80036e6:	e017      	b.n	8003718 <HAL_ADC_ConfigChannel+0x3a8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2103      	movs	r1, #3
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fe ffd6 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80036f4:	4603      	mov	r3, r0
 80036f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036fa:	fa93 f3a3 	rbit	r3, r3
 80036fe:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003700:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003702:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003704:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 800370a:	2320      	movs	r3, #32
 800370c:	e003      	b.n	8003716 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800370e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003710:	fab3 f383 	clz	r3, r3
 8003714:	b2db      	uxtb	r3, r3
 8003716:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003720:	2b00      	cmp	r3, #0
 8003722:	d105      	bne.n	8003730 <HAL_ADC_ConfigChannel+0x3c0>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	0e9b      	lsrs	r3, r3, #26
 800372a:	f003 031f 	and.w	r3, r3, #31
 800372e:	e011      	b.n	8003754 <HAL_ADC_ConfigChannel+0x3e4>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003738:	fa93 f3a3 	rbit	r3, r3
 800373c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800373e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003740:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8003748:	2320      	movs	r3, #32
 800374a:	e003      	b.n	8003754 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 800374c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800374e:	fab3 f383 	clz	r3, r3
 8003752:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003754:	429a      	cmp	r2, r3
 8003756:	d106      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2200      	movs	r2, #0
 800375e:	2103      	movs	r1, #3
 8003760:	4618      	mov	r0, r3
 8003762:	f7fe ffb3 	bl	80026cc <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff f8fc 	bl	8002968 <LL_ADC_IsEnabled>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	f040 81c9 	bne.w	8003b0a <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	6819      	ldr	r1, [r3, #0]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	461a      	mov	r2, r3
 8003786:	f7ff f84d 	bl	8002824 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	4a8f      	ldr	r2, [pc, #572]	@ (80039cc <HAL_ADC_ConfigChannel+0x65c>)
 8003790:	4293      	cmp	r3, r2
 8003792:	f040 8131 	bne.w	80039f8 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10b      	bne.n	80037be <HAL_ADC_ConfigChannel+0x44e>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	0e9b      	lsrs	r3, r3, #26
 80037ac:	3301      	adds	r3, #1
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	2b09      	cmp	r3, #9
 80037b4:	bf94      	ite	ls
 80037b6:	2301      	movls	r3, #1
 80037b8:	2300      	movhi	r3, #0
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	e019      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x482>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037c6:	fa93 f3a3 	rbit	r3, r3
 80037ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80037cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037ce:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80037d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 80037d6:	2320      	movs	r3, #32
 80037d8:	e003      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 80037da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037dc:	fab3 f383 	clz	r3, r3
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	3301      	adds	r3, #1
 80037e4:	f003 031f 	and.w	r3, r3, #31
 80037e8:	2b09      	cmp	r3, #9
 80037ea:	bf94      	ite	ls
 80037ec:	2301      	movls	r3, #1
 80037ee:	2300      	movhi	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d079      	beq.n	80038ea <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d107      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x4a2>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	0e9b      	lsrs	r3, r3, #26
 8003808:	3301      	adds	r3, #1
 800380a:	069b      	lsls	r3, r3, #26
 800380c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003810:	e015      	b.n	800383e <HAL_ADC_ConfigChannel+0x4ce>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003822:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800382a:	2320      	movs	r3, #32
 800382c:	e003      	b.n	8003836 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800382e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003830:	fab3 f383 	clz	r3, r3
 8003834:	b2db      	uxtb	r3, r3
 8003836:	3301      	adds	r3, #1
 8003838:	069b      	lsls	r3, r3, #26
 800383a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003846:	2b00      	cmp	r3, #0
 8003848:	d109      	bne.n	800385e <HAL_ADC_ConfigChannel+0x4ee>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	0e9b      	lsrs	r3, r3, #26
 8003850:	3301      	adds	r3, #1
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	2101      	movs	r1, #1
 8003858:	fa01 f303 	lsl.w	r3, r1, r3
 800385c:	e017      	b.n	800388e <HAL_ADC_ConfigChannel+0x51e>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003866:	fa93 f3a3 	rbit	r3, r3
 800386a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800386c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800386e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8003876:	2320      	movs	r3, #32
 8003878:	e003      	b.n	8003882 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 800387a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800387c:	fab3 f383 	clz	r3, r3
 8003880:	b2db      	uxtb	r3, r3
 8003882:	3301      	adds	r3, #1
 8003884:	f003 031f 	and.w	r3, r3, #31
 8003888:	2101      	movs	r1, #1
 800388a:	fa01 f303 	lsl.w	r3, r1, r3
 800388e:	ea42 0103 	orr.w	r1, r2, r3
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x544>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	0e9b      	lsrs	r3, r3, #26
 80038a4:	3301      	adds	r3, #1
 80038a6:	f003 021f 	and.w	r2, r3, #31
 80038aa:	4613      	mov	r3, r2
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	4413      	add	r3, r2
 80038b0:	051b      	lsls	r3, r3, #20
 80038b2:	e018      	b.n	80038e6 <HAL_ADC_ConfigChannel+0x576>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80038c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80038c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80038cc:	2320      	movs	r3, #32
 80038ce:	e003      	b.n	80038d8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80038d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038d2:	fab3 f383 	clz	r3, r3
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	3301      	adds	r3, #1
 80038da:	f003 021f 	and.w	r2, r3, #31
 80038de:	4613      	mov	r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	4413      	add	r3, r2
 80038e4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038e6:	430b      	orrs	r3, r1
 80038e8:	e081      	b.n	80039ee <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d107      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x596>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	0e9b      	lsrs	r3, r3, #26
 80038fc:	3301      	adds	r3, #1
 80038fe:	069b      	lsls	r3, r3, #26
 8003900:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003904:	e015      	b.n	8003932 <HAL_ADC_ConfigChannel+0x5c2>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800390e:	fa93 f3a3 	rbit	r3, r3
 8003912:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003916:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800391e:	2320      	movs	r3, #32
 8003920:	e003      	b.n	800392a <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8003922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003924:	fab3 f383 	clz	r3, r3
 8003928:	b2db      	uxtb	r3, r3
 800392a:	3301      	adds	r3, #1
 800392c:	069b      	lsls	r3, r3, #26
 800392e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800393a:	2b00      	cmp	r3, #0
 800393c:	d109      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x5e2>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	0e9b      	lsrs	r3, r3, #26
 8003944:	3301      	adds	r3, #1
 8003946:	f003 031f 	and.w	r3, r3, #31
 800394a:	2101      	movs	r1, #1
 800394c:	fa01 f303 	lsl.w	r3, r1, r3
 8003950:	e017      	b.n	8003982 <HAL_ADC_ConfigChannel+0x612>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	fa93 f3a3 	rbit	r3, r3
 800395e:	61fb      	str	r3, [r7, #28]
  return result;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 800396a:	2320      	movs	r3, #32
 800396c:	e003      	b.n	8003976 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	fab3 f383 	clz	r3, r3
 8003974:	b2db      	uxtb	r3, r3
 8003976:	3301      	adds	r3, #1
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	2101      	movs	r1, #1
 800397e:	fa01 f303 	lsl.w	r3, r1, r3
 8003982:	ea42 0103 	orr.w	r1, r2, r3
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10d      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x63e>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0e9b      	lsrs	r3, r3, #26
 8003998:	3301      	adds	r3, #1
 800399a:	f003 021f 	and.w	r2, r3, #31
 800399e:	4613      	mov	r3, r2
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	4413      	add	r3, r2
 80039a4:	3b1e      	subs	r3, #30
 80039a6:	051b      	lsls	r3, r3, #20
 80039a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80039ac:	e01e      	b.n	80039ec <HAL_ADC_ConfigChannel+0x67c>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	fa93 f3a3 	rbit	r3, r3
 80039ba:	613b      	str	r3, [r7, #16]
  return result;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d104      	bne.n	80039d0 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 80039c6:	2320      	movs	r3, #32
 80039c8:	e006      	b.n	80039d8 <HAL_ADC_ConfigChannel+0x668>
 80039ca:	bf00      	nop
 80039cc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	fab3 f383 	clz	r3, r3
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	3301      	adds	r3, #1
 80039da:	f003 021f 	and.w	r2, r3, #31
 80039de:	4613      	mov	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	4413      	add	r3, r2
 80039e4:	3b1e      	subs	r3, #30
 80039e6:	051b      	lsls	r3, r3, #20
 80039e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039ec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039f2:	4619      	mov	r1, r3
 80039f4:	f7fe feea 	bl	80027cc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4b48      	ldr	r3, [pc, #288]	@ (8003b20 <HAL_ADC_ConfigChannel+0x7b0>)
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 8082 	beq.w	8003b0a <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a06:	4847      	ldr	r0, [pc, #284]	@ (8003b24 <HAL_ADC_ConfigChannel+0x7b4>)
 8003a08:	f7fe fe18 	bl	800263c <LL_ADC_GetCommonPathInternalCh>
 8003a0c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a10:	4845      	ldr	r0, [pc, #276]	@ (8003b28 <HAL_ADC_ConfigChannel+0x7b8>)
 8003a12:	f7fe ffa9 	bl	8002968 <LL_ADC_IsEnabled>
 8003a16:	4604      	mov	r4, r0
 8003a18:	4844      	ldr	r0, [pc, #272]	@ (8003b2c <HAL_ADC_ConfigChannel+0x7bc>)
 8003a1a:	f7fe ffa5 	bl	8002968 <LL_ADC_IsEnabled>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4323      	orrs	r3, r4
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d15e      	bne.n	8003ae4 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a41      	ldr	r2, [pc, #260]	@ (8003b30 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d127      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d121      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a39      	ldr	r2, [pc, #228]	@ (8003b28 <HAL_ADC_ConfigChannel+0x7b8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d161      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4834      	ldr	r0, [pc, #208]	@ (8003b24 <HAL_ADC_ConfigChannel+0x7b4>)
 8003a52:	f7fe fde0 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a56:	4b37      	ldr	r3, [pc, #220]	@ (8003b34 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	099b      	lsrs	r3, r3, #6
 8003a5c:	4a36      	ldr	r2, [pc, #216]	@ (8003b38 <HAL_ADC_ConfigChannel+0x7c8>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	099b      	lsrs	r3, r3, #6
 8003a64:	1c5a      	adds	r2, r3, #1
 8003a66:	4613      	mov	r3, r2
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	4413      	add	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8003a6e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003a70:	e002      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	3b01      	subs	r3, #1
 8003a76:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f9      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a7e:	e044      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a2d      	ldr	r2, [pc, #180]	@ (8003b3c <HAL_ADC_ConfigChannel+0x7cc>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d113      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10d      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a23      	ldr	r2, [pc, #140]	@ (8003b28 <HAL_ADC_ConfigChannel+0x7b8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d134      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003aa0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003aa4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	481e      	ldr	r0, [pc, #120]	@ (8003b24 <HAL_ADC_ConfigChannel+0x7b4>)
 8003aac:	f7fe fdb3 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ab0:	e02b      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a22      	ldr	r2, [pc, #136]	@ (8003b40 <HAL_ADC_ConfigChannel+0x7d0>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d126      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003abc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ac0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d120      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a16      	ldr	r2, [pc, #88]	@ (8003b28 <HAL_ADC_ConfigChannel+0x7b8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d11b      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ad2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ad6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ada:	4619      	mov	r1, r3
 8003adc:	4811      	ldr	r0, [pc, #68]	@ (8003b24 <HAL_ADC_ConfigChannel+0x7b4>)
 8003ade:	f7fe fd9a 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
 8003ae2:	e012      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003af6:	e008      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afc:	f043 0220 	orr.w	r2, r3, #32
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003b12:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	37dc      	adds	r7, #220	@ 0xdc
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd90      	pop	{r4, r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	80080000 	.word	0x80080000
 8003b24:	42028300 	.word	0x42028300
 8003b28:	42028000 	.word	0x42028000
 8003b2c:	42028100 	.word	0x42028100
 8003b30:	c7520000 	.word	0xc7520000
 8003b34:	20000010 	.word	0x20000010
 8003b38:	053e2d63 	.word	0x053e2d63
 8003b3c:	cb840000 	.word	0xcb840000
 8003b40:	80000001 	.word	0x80000001

08003b44 <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(const ADC_HandleTypeDef *hadc)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fe fefb 	bl	8002968 <LL_ADC_IsEnabled>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d169      	bne.n	8003c4c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	4b36      	ldr	r3, [pc, #216]	@ (8003c58 <ADC_Enable+0xfc>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00d      	beq.n	8003ba2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8a:	f043 0210 	orr.w	r2, r3, #16
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b96:	f043 0201 	orr.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e055      	b.n	8003c4e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe feca 	bl	8002940 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003bac:	482b      	ldr	r0, [pc, #172]	@ (8003c5c <ADC_Enable+0x100>)
 8003bae:	f7fe fd45 	bl	800263c <LL_ADC_GetCommonPathInternalCh>
 8003bb2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003bb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bbc:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <ADC_Enable+0x104>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	099b      	lsrs	r3, r3, #6
 8003bc2:	4a28      	ldr	r2, [pc, #160]	@ (8003c64 <ADC_Enable+0x108>)
 8003bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc8:	099b      	lsrs	r3, r3, #6
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	4613      	mov	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4413      	add	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003bd6:	e002      	b.n	8003bde <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1f9      	bne.n	8003bd8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003be4:	f7fe fcf8 	bl	80025d8 <HAL_GetTick>
 8003be8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bea:	e028      	b.n	8003c3e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fe feb9 	bl	8002968 <LL_ADC_IsEnabled>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d104      	bne.n	8003c06 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe fe9d 	bl	8002940 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c06:	f7fe fce7 	bl	80025d8 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d914      	bls.n	8003c3e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d00d      	beq.n	8003c3e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	f043 0210 	orr.w	r2, r3, #16
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c32:	f043 0201 	orr.w	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e007      	b.n	8003c4e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d1cf      	bne.n	8003bec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	8000003f 	.word	0x8000003f
 8003c5c:	42028300 	.word	0x42028300
 8003c60:	20000010 	.word	0x20000010
 8003c64:	053e2d63 	.word	0x053e2d63

08003c68 <LL_ADC_IsEnabled>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d101      	bne.n	8003c80 <LL_ADC_IsEnabled+0x18>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <LL_ADC_IsEnabled+0x1a>
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <LL_ADC_REG_IsConversionOngoing>:
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b083      	sub	sp, #12
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d101      	bne.n	8003ca6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e000      	b.n	8003ca8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b0a1      	sub	sp, #132	@ 0x84
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d101      	bne.n	8003d36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d32:	2302      	movs	r3, #2
 8003d34:	e089      	b.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003d42:	2300      	movs	r3, #0
 8003d44:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a42      	ldr	r2, [pc, #264]	@ (8003e54 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d102      	bne.n	8003d56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d50:	4b41      	ldr	r3, [pc, #260]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	e001      	b.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d64:	f043 0220 	orr.w	r2, r3, #32
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e068      	b.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff ff87 	bl	8003c8e <LL_ADC_REG_IsConversionOngoing>
 8003d80:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff ff81 	bl	8003c8e <LL_ADC_REG_IsConversionOngoing>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d14a      	bne.n	8003e28 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003d92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d147      	bne.n	8003e28 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d98:	4b30      	ldr	r3, [pc, #192]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003d9a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d027      	beq.n	8003df4 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003da4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	6859      	ldr	r1, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003db6:	035b      	lsls	r3, r3, #13
 8003db8:	430b      	orrs	r3, r1
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dbe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc0:	4824      	ldr	r0, [pc, #144]	@ (8003e54 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003dc2:	f7ff ff51 	bl	8003c68 <LL_ADC_IsEnabled>
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	4823      	ldr	r0, [pc, #140]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003dca:	f7ff ff4d 	bl	8003c68 <LL_ADC_IsEnabled>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4323      	orrs	r3, r4
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d132      	bne.n	8003e3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003dd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003dde:	f023 030f 	bic.w	r3, r3, #15
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	6811      	ldr	r1, [r2, #0]
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	6892      	ldr	r2, [r2, #8]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	431a      	orrs	r2, r3
 8003dee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003df0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003df2:	e023      	b.n	8003e3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003df4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dfe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e00:	4814      	ldr	r0, [pc, #80]	@ (8003e54 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003e02:	f7ff ff31 	bl	8003c68 <LL_ADC_IsEnabled>
 8003e06:	4604      	mov	r4, r0
 8003e08:	4813      	ldr	r0, [pc, #76]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003e0a:	f7ff ff2d 	bl	8003c68 <LL_ADC_IsEnabled>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	4323      	orrs	r3, r4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d112      	bne.n	8003e3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e1e:	f023 030f 	bic.w	r3, r3, #15
 8003e22:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e24:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e26:	e009      	b.n	8003e3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2c:	f043 0220 	orr.w	r2, r3, #32
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003e3a:	e000      	b.n	8003e3e <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003e46:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3784      	adds	r7, #132	@ 0x84
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd90      	pop	{r4, r7, pc}
 8003e52:	bf00      	nop
 8003e54:	42028000 	.word	0x42028000
 8003e58:	42028100 	.word	0x42028100
 8003e5c:	42028300 	.word	0x42028300

08003e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e92:	4a04      	ldr	r2, [pc, #16]	@ (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	60d3      	str	r3, [r2, #12]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	e000ed00 	.word	0xe000ed00

08003ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eac:	4b04      	ldr	r3, [pc, #16]	@ (8003ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	0a1b      	lsrs	r3, r3, #8
 8003eb2:	f003 0307 	and.w	r3, r3, #7
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	e000ed00 	.word	0xe000ed00

08003ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	db0b      	blt.n	8003eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	f003 021f 	and.w	r2, r3, #31
 8003edc:	4907      	ldr	r1, [pc, #28]	@ (8003efc <__NVIC_EnableIRQ+0x38>)
 8003ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	e000e100 	.word	0xe000e100

08003f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	6039      	str	r1, [r7, #0]
 8003f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	db0a      	blt.n	8003f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	490c      	ldr	r1, [pc, #48]	@ (8003f4c <__NVIC_SetPriority+0x4c>)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	0152      	lsls	r2, r2, #5
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	440b      	add	r3, r1
 8003f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f28:	e00a      	b.n	8003f40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4908      	ldr	r1, [pc, #32]	@ (8003f50 <__NVIC_SetPriority+0x50>)
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	f003 030f 	and.w	r3, r3, #15
 8003f36:	3b04      	subs	r3, #4
 8003f38:	0152      	lsls	r2, r2, #5
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	761a      	strb	r2, [r3, #24]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000e100 	.word	0xe000e100
 8003f50:	e000ed00 	.word	0xe000ed00

08003f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b089      	sub	sp, #36	@ 0x24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f1c3 0307 	rsb	r3, r3, #7
 8003f6e:	2b03      	cmp	r3, #3
 8003f70:	bf28      	it	cs
 8003f72:	2303      	movcs	r3, #3
 8003f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3303      	adds	r3, #3
 8003f7a:	2b06      	cmp	r3, #6
 8003f7c:	d902      	bls.n	8003f84 <NVIC_EncodePriority+0x30>
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3b04      	subs	r3, #4
 8003f82:	e000      	b.n	8003f86 <NVIC_EncodePriority+0x32>
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f88:	f04f 32ff 	mov.w	r2, #4294967295
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43da      	mvns	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	401a      	ands	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa6:	43d9      	mvns	r1, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fac:	4313      	orrs	r3, r2
         );
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3724      	adds	r7, #36	@ 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
	...

08003fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fcc:	d301      	bcc.n	8003fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e00f      	b.n	8003ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003ffc <SysTick_Config+0x40>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fda:	2107      	movs	r1, #7
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe0:	f7ff ff8e 	bl	8003f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fe4:	4b05      	ldr	r3, [pc, #20]	@ (8003ffc <SysTick_Config+0x40>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fea:	4b04      	ldr	r3, [pc, #16]	@ (8003ffc <SysTick_Config+0x40>)
 8003fec:	2207      	movs	r2, #7
 8003fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	e000e010 	.word	0xe000e010

08004000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff ff29 	bl	8003e60 <__NVIC_SetPriorityGrouping>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af00      	add	r7, sp, #0
 800401c:	4603      	mov	r3, r0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004024:	f7ff ff40 	bl	8003ea8 <__NVIC_GetPriorityGrouping>
 8004028:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	6978      	ldr	r0, [r7, #20]
 8004030:	f7ff ff90 	bl	8003f54 <NVIC_EncodePriority>
 8004034:	4602      	mov	r2, r0
 8004036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff ff5f 	bl	8003f00 <__NVIC_SetPriority>
}
 8004042:	bf00      	nop
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	4603      	mov	r3, r0
 8004052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004058:	4618      	mov	r0, r3
 800405a:	f7ff ff33 	bl	8003ec4 <__NVIC_EnableIRQ>
}
 800405e:	bf00      	nop
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b082      	sub	sp, #8
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff ffa4 	bl	8003fbc <SysTick_Config>
 8004074:	4603      	mov	r3, r0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b082      	sub	sp, #8
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e014      	b.n	80040ba <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	791b      	ldrb	r3, [r3, #4]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d105      	bne.n	80040a6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7fd fc1f 	bl	80018e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
 80040d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e0a2      	b.n	8004222 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	795b      	ldrb	r3, [r3, #5]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_DAC_Start_DMA+0x24>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e09c      	b.n	8004222 <HAL_DAC_Start_DMA+0x15e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2201      	movs	r2, #1
 80040ec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2202      	movs	r2, #2
 80040f2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d129      	bne.n	800414e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	4a4b      	ldr	r2, [pc, #300]	@ (800422c <HAL_DAC_Start_DMA+0x168>)
 8004100:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	4a4a      	ldr	r2, [pc, #296]	@ (8004230 <HAL_DAC_Start_DMA+0x16c>)
 8004108:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	4a49      	ldr	r2, [pc, #292]	@ (8004234 <HAL_DAC_Start_DMA+0x170>)
 8004110:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004120:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_DAC_Start_DMA+0x6c>
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	2b04      	cmp	r3, #4
 800412c:	d005      	beq.n	800413a <HAL_DAC_Start_DMA+0x76>
 800412e:	e009      	b.n	8004144 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3308      	adds	r3, #8
 8004136:	613b      	str	r3, [r7, #16]
        break;
 8004138:	e033      	b.n	80041a2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	330c      	adds	r3, #12
 8004140:	613b      	str	r3, [r7, #16]
        break;
 8004142:	e02e      	b.n	80041a2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3310      	adds	r3, #16
 800414a:	613b      	str	r3, [r7, #16]
        break;
 800414c:	e029      	b.n	80041a2 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	4a39      	ldr	r2, [pc, #228]	@ (8004238 <HAL_DAC_Start_DMA+0x174>)
 8004154:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	4a38      	ldr	r2, [pc, #224]	@ (800423c <HAL_DAC_Start_DMA+0x178>)
 800415c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	4a37      	ldr	r2, [pc, #220]	@ (8004240 <HAL_DAC_Start_DMA+0x17c>)
 8004164:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004174:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d003      	beq.n	8004184 <HAL_DAC_Start_DMA+0xc0>
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	2b04      	cmp	r3, #4
 8004180:	d005      	beq.n	800418e <HAL_DAC_Start_DMA+0xca>
 8004182:	e009      	b.n	8004198 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	3314      	adds	r3, #20
 800418a:	613b      	str	r3, [r7, #16]
        break;
 800418c:	e009      	b.n	80041a2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	3318      	adds	r3, #24
 8004194:	613b      	str	r3, [r7, #16]
        break;
 8004196:	e004      	b.n	80041a2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	331c      	adds	r3, #28
 800419e:	613b      	str	r3, [r7, #16]
        break;
 80041a0:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d111      	bne.n	80041cc <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041b6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6898      	ldr	r0, [r3, #8]
 80041bc:	6879      	ldr	r1, [r7, #4]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	f000 fadf 	bl	8004784 <HAL_DMA_Start_IT>
 80041c6:	4603      	mov	r3, r0
 80041c8:	75fb      	strb	r3, [r7, #23]
 80041ca:	e010      	b.n	80041ee <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80041da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	68d8      	ldr	r0, [r3, #12]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	f000 facd 	bl	8004784 <HAL_DMA_Start_IT>
 80041ea:	4603      	mov	r3, r0
 80041ec:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80041f4:	7dfb      	ldrb	r3, [r7, #23]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10c      	bne.n	8004214 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6819      	ldr	r1, [r3, #0]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f003 0310 	and.w	r3, r3, #16
 8004206:	2201      	movs	r2, #1
 8004208:	409a      	lsls	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	e005      	b.n	8004220 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f043 0204 	orr.w	r2, r3, #4
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004220:	7dfb      	ldrb	r3, [r7, #23]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	08004521 	.word	0x08004521
 8004230:	08004543 	.word	0x08004543
 8004234:	0800455f 	.word	0x0800455f
 8004238:	080045c9 	.word	0x080045c9
 800423c:	080045eb 	.word	0x080045eb
 8004240:	08004607 	.word	0x08004607

08004244 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08a      	sub	sp, #40	@ 0x28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800428c:	2300      	movs	r3, #0
 800428e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t pclk1freq;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <HAL_DAC_ConfigChannel+0x1e>
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e137      	b.n	8004512 <HAL_DAC_ConfigChannel+0x292>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	795b      	ldrb	r3, [r3, #5]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_DAC_ConfigChannel+0x2e>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e131      	b.n	8004512 <HAL_DAC_ConfigChannel+0x292>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2202      	movs	r2, #2
 80042b8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d17a      	bne.n	80043b8 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80042c2:	f7fe f989 	bl	80025d8 <HAL_GetTick>
 80042c6:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d13d      	bne.n	800434a <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042ce:	e018      	b.n	8004302 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042d0:	f7fe f982 	bl	80025d8 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d911      	bls.n	8004302 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00a      	beq.n	8004302 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f043 0208 	orr.w	r2, r3, #8
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2203      	movs	r2, #3
 80042fc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e107      	b.n	8004512 <HAL_DAC_ConfigChannel+0x292>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004308:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1df      	bne.n	80042d0 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	69d2      	ldr	r2, [r2, #28]
 8004318:	641a      	str	r2, [r3, #64]	@ 0x40
 800431a:	e020      	b.n	800435e <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800431c:	f7fe f95c 	bl	80025d8 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b01      	cmp	r3, #1
 8004328:	d90f      	bls.n	800434a <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004330:	2b00      	cmp	r3, #0
 8004332:	da0a      	bge.n	800434a <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	f043 0208 	orr.w	r2, r3, #8
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2203      	movs	r2, #3
 8004344:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e0e3      	b.n	8004512 <HAL_DAC_ConfigChannel+0x292>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004350:	2b00      	cmp	r3, #0
 8004352:	dbe3      	blt.n	800431c <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	69d2      	ldr	r2, [r2, #28]
 800435c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800436e:	fa01 f303 	lsl.w	r3, r1, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	ea02 0103 	and.w	r1, r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	6a1a      	ldr	r2, [r3, #32]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f003 0310 	and.w	r3, r3, #16
 8004382:	409a      	lsls	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	430a      	orrs	r2, r1
 800438a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	21ff      	movs	r1, #255	@ 0xff
 800439a:	fa01 f303 	lsl.w	r3, r1, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	ea02 0103 	and.w	r1, r2, r3
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	409a      	lsls	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d11d      	bne.n	80043fc <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f003 0310 	and.w	r3, r3, #16
 80043ce:	221f      	movs	r2, #31
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	43db      	mvns	r3, r3
 80043d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d8:	4013      	ands	r3, r2
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f0:	4313      	orrs	r3, r2
 80043f2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f003 0310 	and.w	r3, r3, #16
 800440a:	2207      	movs	r2, #7
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	43db      	mvns	r3, r3
 8004412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004414:	4013      	ands	r3, r2
 8004416:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	431a      	orrs	r2, r3
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	61bb      	str	r3, [r7, #24]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004438:	4313      	orrs	r3, r2
 800443a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004442:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6819      	ldr	r1, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f003 0310 	and.w	r3, r3, #16
 8004450:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	43da      	mvns	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	400a      	ands	r2, r1
 8004460:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f003 0310 	and.w	r3, r3, #16
 8004470:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447c:	4013      	ands	r3, r2
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004494:	4313      	orrs	r3, r2
 8004496:	627b      	str	r3, [r7, #36]	@ 0x24
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a0:	d104      	bne.n	80044ac <HAL_DAC_ConfigChannel+0x22c>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80044a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044aa:	e018      	b.n	80044de <HAL_DAC_ConfigChannel+0x25e>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d104      	bne.n	80044be <HAL_DAC_ConfigChannel+0x23e>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80044bc:	e00f      	b.n	80044de <HAL_DAC_ConfigChannel+0x25e>
    }
    else /* Automatic selection */
    {
      pclk1freq  = HAL_RCC_GetPCLK1Freq();
 80044be:	f001 ffa5 	bl	800640c <HAL_RCC_GetPCLK1Freq>
 80044c2:	6178      	str	r0, [r7, #20]
      if (pclk1freq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4a15      	ldr	r2, [pc, #84]	@ (800451c <HAL_DAC_ConfigChannel+0x29c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d904      	bls.n	80044d6 <HAL_DAC_ConfigChannel+0x256>
      {
        /* High frequency enable when PCLK frequency higher than 80   */
        tmpreg1 |= DAC_CR_HFSEL;
 80044cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d4:	e003      	b.n	80044de <HAL_DAC_ConfigChannel+0x25e>
      }
      else
      {
        /* High frequency disable when PCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6819      	ldr	r1, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	22c0      	movs	r2, #192	@ 0xc0
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43da      	mvns	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	400a      	ands	r2, r1
 8004500:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800450e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004512:	4618      	mov	r0, r3
 8004514:	3728      	adds	r7, #40	@ 0x28
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	04c4b400 	.word	0x04c4b400

08004520 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f7ff fe88 	bl	8004244 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	711a      	strb	r2, [r3, #4]
}
 800453a:	bf00      	nop
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f7ff fe81 	bl	8004258 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	f043 0204 	orr.w	r2, r3, #4
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f7ff fe77 	bl	800426c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2201      	movs	r2, #1
 8004582:	711a      	strb	r2, [r3, #4]
}
 8004584:	bf00      	nop
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f7ff ffd8 	bl	800458c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	711a      	strb	r2, [r3, #4]
}
 80045e2:	bf00      	nop
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f7ff ffd1 	bl	80045a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f043 0204 	orr.w	r2, r3, #4
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f7ff ffc7 	bl	80045b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2201      	movs	r2, #1
 800462a:	711a      	strb	r2, [r3, #4]
}
 800462c:	bf00      	nop
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e08d      	b.n	8004762 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	4b47      	ldr	r3, [pc, #284]	@ (800476c <HAL_DMA_Init+0x138>)
 800464e:	429a      	cmp	r2, r3
 8004650:	d80f      	bhi.n	8004672 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	4b45      	ldr	r3, [pc, #276]	@ (8004770 <HAL_DMA_Init+0x13c>)
 800465a:	4413      	add	r3, r2
 800465c:	4a45      	ldr	r2, [pc, #276]	@ (8004774 <HAL_DMA_Init+0x140>)
 800465e:	fba2 2303 	umull	r2, r3, r2, r3
 8004662:	091b      	lsrs	r3, r3, #4
 8004664:	009a      	lsls	r2, r3, #2
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	64da      	str	r2, [r3, #76]	@ 0x4c
    hdma->DmaBaseAddress = DMA1;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a42      	ldr	r2, [pc, #264]	@ (8004778 <HAL_DMA_Init+0x144>)
 800466e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004670:	e00e      	b.n	8004690 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	4b40      	ldr	r3, [pc, #256]	@ (800477c <HAL_DMA_Init+0x148>)
 800467a:	4413      	add	r3, r2
 800467c:	4a3d      	ldr	r2, [pc, #244]	@ (8004774 <HAL_DMA_Init+0x140>)
 800467e:	fba2 2303 	umull	r2, r3, r2, r3
 8004682:	091b      	lsrs	r3, r3, #4
 8004684:	009a      	lsls	r2, r3, #2
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	64da      	str	r2, [r3, #76]	@ 0x4c
    hdma->DmaBaseAddress = DMA2;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a3c      	ldr	r2, [pc, #240]	@ (8004780 <HAL_DMA_Init+0x14c>)
 800468e:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f423 33ff 	bic.w	r3, r3, #130560	@ 0x1fe00
 80046a6:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 80046aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM | DMA_CCR_CT     |
                      DMA_CCR_DBM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80046b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 fa38 	bl	8004b58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046f0:	d102      	bne.n	80046f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004700:	b2d2      	uxtb	r2, r2
 8004702:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800470c:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d010      	beq.n	8004738 <HAL_DMA_Init+0x104>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b04      	cmp	r3, #4
 800471c:	d80c      	bhi.n	8004738 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fa58 	bl	8004bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	e008      	b.n	800474a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGenStatus = 0U;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40020407 	.word	0x40020407
 8004770:	bffdfff8 	.word	0xbffdfff8
 8004774:	cccccccd 	.word	0xcccccccd
 8004778:	40020000 	.word	0x40020000
 800477c:	bffdfbf8 	.word	0xbffdfbf8
 8004780:	40020400 	.word	0x40020400

08004784 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_DMA_Start_IT+0x20>
 80047a0:	2302      	movs	r3, #2
 80047a2:	e066      	b.n	8004872 <HAL_DMA_Start_IT+0xee>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d155      	bne.n	8004864 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0201 	bic.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	68b9      	ldr	r1, [r7, #8]
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 f97c 	bl	8004ada <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d008      	beq.n	80047fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f042 020e 	orr.w	r2, r2, #14
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	e00f      	b.n	800481c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0204 	bic.w	r2, r2, #4
 800480a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f042 020a 	orr.w	r2, r2, #10
 800481a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d007      	beq.n	800483a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004838:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d007      	beq.n	8004852 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004850:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0201 	orr.w	r2, r2, #1
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	e005      	b.n	8004870 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800486c:	2302      	movs	r3, #2
 800486e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004870:	7dfb      	ldrb	r3, [r7, #23]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b084      	sub	sp, #16
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004896:	f003 031c 	and.w	r3, r3, #28
 800489a:	2204      	movs	r2, #4
 800489c:	409a      	lsls	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4013      	ands	r3, r2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d053      	beq.n	800494e <HAL_DMA_IRQHandler+0xd4>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d04e      	beq.n	800494e <HAL_DMA_IRQHandler+0xd4>
  {
    /* Multi_Buffering mode enabled */
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d024      	beq.n	8004908 <HAL_DMA_IRQHandler+0x8e>
    {
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c2:	f003 021c 	and.w	r2, r3, #28
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ca:	2104      	movs	r1, #4
 80048cc:	fa01 f202 	lsl.w	r2, r1, r2
 80048d0:	605a      	str	r2, [r3, #4]

      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d109      	bne.n	80048f4 <HAL_DMA_IRQHandler+0x7a>
      {
        if(hdma->XferHalfCpltCallback != NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80c0 	beq.w	8004a6a <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80048f2:	e0ba      	b.n	8004a6a <HAL_DMA_IRQHandler+0x1f0>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferM1HalfCpltCallback != NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80b6 	beq.w	8004a6a <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferM1HalfCpltCallback(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8004906:	e0b0      	b.n	8004a6a <HAL_DMA_IRQHandler+0x1f0>
      }
    }
    else
    {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d107      	bne.n	8004926 <HAL_DMA_IRQHandler+0xac>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0204 	bic.w	r2, r2, #4
 8004924:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492a:	f003 021c 	and.w	r2, r3, #28
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004932:	2104      	movs	r1, #4
 8004934:	fa01 f202 	lsl.w	r2, r1, r2
 8004938:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 8093 	beq.w	8004a6a <HAL_DMA_IRQHandler+0x1f0>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 800494c:	e08d      	b.n	8004a6a <HAL_DMA_IRQHandler+0x1f0>
      }
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004952:	f003 031c 	and.w	r3, r3, #28
 8004956:	2202      	movs	r2, #2
 8004958:	409a      	lsls	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	4013      	ands	r3, r2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d04e      	beq.n	8004a00 <HAL_DMA_IRQHandler+0x186>
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d049      	beq.n	8004a00 <HAL_DMA_IRQHandler+0x186>
  {
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d018      	beq.n	80049ac <HAL_DMA_IRQHandler+0x132>
    {
      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d108      	bne.n	800499a <HAL_DMA_IRQHandler+0x120>
      {
        if(hdma->XferM1CpltCallback != NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	2b00      	cmp	r3, #0
 800498e:	d06e      	beq.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory1 */
          hdma->XferM1CpltCallback(hdma);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8004998:	e069      	b.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferCpltCallback != NULL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d065      	beq.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory0 */
          hdma->XferCpltCallback(hdma);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80049aa:	e060      	b.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
        }
      }
    }
    else
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0320 	and.w	r3, r3, #32
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10b      	bne.n	80049d2 <HAL_DMA_IRQHandler+0x158>
      {
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        /* Disable the transfer complete and error interrupt */
        /* if the DMA mode is not CIRCULAR  */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 020a 	bic.w	r2, r2, #10
 80049c8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d6:	f003 021c 	and.w	r2, r3, #28
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049de:	2102      	movs	r1, #2
 80049e0:	fa01 f202 	lsl.w	r2, r1, r2
 80049e4:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if(hdma->XferCpltCallback != NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d03b      	beq.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80049fe:	e036      	b.n	8004a6e <HAL_DMA_IRQHandler+0x1f4>
      }
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a04:	f003 031c 	and.w	r3, r3, #28
 8004a08:	2208      	movs	r2, #8
 8004a0a:	409a      	lsls	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4013      	ands	r3, r2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d02e      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x1f8>
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d029      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x1f8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 020e 	bic.w	r2, r2, #14
 8004a2c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a32:	f003 021c 	and.w	r2, r3, #28
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a40:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x1f8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a68:	e002      	b.n	8004a70 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8004a6a:	bf00      	nop
 8004a6c:	e000      	b.n	8004a70 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8004a6e:	bf00      	nop
  return;
 8004a70:	bf00      	nop
 8004a72:	bf00      	nop
}
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *         This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	b085      	sub	sp, #20
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	72fb      	strb	r3, [r7, #11]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t ccr_SECM;
#endif
  
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d103      	bne.n	8004a96 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	72fb      	strb	r3, [r7, #11]
    return status;
 8004a92:	7afb      	ldrb	r3, [r7, #11]
 8004a94:	e01b      	b.n	8004ace <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	f003 0310 	and.w	r3, r3, #16
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00d      	beq.n	8004ac4 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d004      	beq.n	8004abc <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	e003      	b.n	8004ac4 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004ac2:	60fb      	str	r3, [r7, #12]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	601a      	str	r2, [r3, #0]

  return status;
 8004acc:	7afb      	ldrb	r3, [r7, #11]
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3714      	adds	r7, #20
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b085      	sub	sp, #20
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	60f8      	str	r0, [r7, #12]
 8004ae2:	60b9      	str	r1, [r7, #8]
 8004ae4:	607a      	str	r2, [r7, #4]
 8004ae6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004af0:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d004      	beq.n	8004b04 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8004b02:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b08:	f003 021c 	and.w	r2, r3, #28
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b10:	2101      	movs	r1, #1
 8004b12:	fa01 f202 	lsl.w	r2, r1, r2
 8004b16:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d108      	bne.n	8004b3a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CM0AR = SrcAddress;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CM0AR = DstAddress;
  }
}
 8004b38:	e007      	b.n	8004b4a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	609a      	str	r2, [r3, #8]
    hdma->Instance->CM0AR = DstAddress;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	60da      	str	r2, [r3, #12]
}
 8004b4a:	bf00      	nop
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	461a      	mov	r2, r3
 8004b66:	4b17      	ldr	r3, [pc, #92]	@ (8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d80a      	bhi.n	8004b82 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b70:	089b      	lsrs	r3, r3, #2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004b78:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b80:	e007      	b.n	8004b92 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	009a      	lsls	r2, r3, #2
 8004b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004b8c:	4413      	add	r3, r2
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	3b08      	subs	r3, #8
 8004b9a:	4a0c      	ldr	r2, [pc, #48]	@ (8004bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004ba8:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8004bb8:	bf00      	nop
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr
 8004bc4:	40020407 	.word	0x40020407
 8004bc8:	40020820 	.word	0x40020820
 8004bcc:	cccccccd 	.word	0xcccccccd
 8004bd0:	40020880 	.word	0x40020880

08004bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	461a      	mov	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	65da      	str	r2, [r3, #92]	@ 0x5c

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a08      	ldr	r2, [pc, #32]	@ (8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004bf6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	f003 0303 	and.w	r3, r3, #3
 8004c00:	2201      	movs	r2, #1
 8004c02:	409a      	lsls	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	665a      	str	r2, [r3, #100]	@ 0x64
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	1000823f 	.word	0x1000823f
 8004c18:	40020940 	.word	0x40020940

08004c1c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	460b      	mov	r3, r1
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004c2e:	7afb      	ldrb	r3, [r7, #11]
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d011      	beq.n	8004c58 <HAL_EXTI_RegisterCallback+0x3c>
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	dc13      	bgt.n	8004c60 <HAL_EXTI_RegisterCallback+0x44>
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_EXTI_RegisterCallback+0x26>
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d007      	beq.n	8004c50 <HAL_EXTI_RegisterCallback+0x34>
 8004c40:	e00e      	b.n	8004c60 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	609a      	str	r2, [r3, #8]
      break;
 8004c4e:	e00a      	b.n	8004c66 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	605a      	str	r2, [r3, #4]
      break;
 8004c56:	e006      	b.n	8004c66 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	609a      	str	r2, [r3, #8]
      break;
 8004c5e:	e002      	b.n	8004c66 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	75fb      	strb	r3, [r7, #23]
      break;
 8004c64:	bf00      	nop
  }

  return status;
 8004c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	371c      	adds	r7, #28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  /* Check null pointer */
  if(hexti == NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e003      	b.n	8004c90 <HAL_EXTI_GetHandle+0x1c>

  /* Check parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Store line number as handle private field */
  hexti->Line = ExtiLine;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	0c1b      	lsrs	r3, r3, #16
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 031f 	and.w	r3, r3, #31
 8004cb8:	2201      	movs	r2, #1
 8004cba:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbe:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	4b17      	ldr	r3, [pc, #92]	@ (8004d24 <HAL_EXTI_IRQHandler+0x88>)
 8004cc6:	4413      	add	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->RisingCallback != NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	015a      	lsls	r2, r3, #5
 8004cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d28 <HAL_EXTI_IRQHandler+0x8c>)
 8004cf4:	4413      	add	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d009      	beq.n	8004d1c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->FallingCallback != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	4798      	blx	r3
    }
  }
}
 8004d1c:	bf00      	nop
 8004d1e:	3718      	adds	r7, #24
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	4002f40c 	.word	0x4002f40c
 8004d28:	4002f410 	.word	0x4002f410

08004d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d3a:	e158      	b.n	8004fee <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	2101      	movs	r1, #1
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	fa01 f303 	lsl.w	r3, r1, r3
 8004d48:	4013      	ands	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 814a 	beq.w	8004fe8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f003 0303 	and.w	r3, r3, #3
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d005      	beq.n	8004d6c <HAL_GPIO_Init+0x40>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f003 0303 	and.w	r3, r3, #3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d130      	bne.n	8004dce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	2203      	movs	r2, #3
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	43db      	mvns	r3, r3
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4013      	ands	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	68da      	ldr	r2, [r3, #12]
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004da2:	2201      	movs	r2, #1
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	43db      	mvns	r3, r3
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	4013      	ands	r3, r2
 8004db0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	091b      	lsrs	r3, r3, #4
 8004db8:	f003 0201 	and.w	r2, r3, #1
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	2b03      	cmp	r3, #3
 8004dd8:	d017      	beq.n	8004e0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	2203      	movs	r2, #3
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	43db      	mvns	r3, r3
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4013      	ands	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d123      	bne.n	8004e5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	08da      	lsrs	r2, r3, #3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	3208      	adds	r2, #8
 8004e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	220f      	movs	r2, #15
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	43db      	mvns	r3, r3
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4013      	ands	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	691a      	ldr	r2, [r3, #16]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f003 0307 	and.w	r3, r3, #7
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	08da      	lsrs	r2, r3, #3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3208      	adds	r2, #8
 8004e58:	6939      	ldr	r1, [r7, #16]
 8004e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	2203      	movs	r2, #3
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4013      	ands	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f003 0203 	and.w	r2, r3, #3
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	fa02 f303 	lsl.w	r3, r2, r3
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 80a4 	beq.w	8004fe8 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8004ea0:	4a5a      	ldr	r2, [pc, #360]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	089b      	lsrs	r3, r3, #2
 8004ea6:	3318      	adds	r3, #24
 8004ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eac:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f003 0303 	and.w	r3, r3, #3
 8004eb4:	00db      	lsls	r3, r3, #3
 8004eb6:	220f      	movs	r2, #15
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a52      	ldr	r2, [pc, #328]	@ (8005010 <HAL_GPIO_Init+0x2e4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d025      	beq.n	8004f18 <HAL_GPIO_Init+0x1ec>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a51      	ldr	r2, [pc, #324]	@ (8005014 <HAL_GPIO_Init+0x2e8>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d01f      	beq.n	8004f14 <HAL_GPIO_Init+0x1e8>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a50      	ldr	r2, [pc, #320]	@ (8005018 <HAL_GPIO_Init+0x2ec>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d019      	beq.n	8004f10 <HAL_GPIO_Init+0x1e4>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a4f      	ldr	r2, [pc, #316]	@ (800501c <HAL_GPIO_Init+0x2f0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d013      	beq.n	8004f0c <HAL_GPIO_Init+0x1e0>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a4e      	ldr	r2, [pc, #312]	@ (8005020 <HAL_GPIO_Init+0x2f4>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d00d      	beq.n	8004f08 <HAL_GPIO_Init+0x1dc>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a4d      	ldr	r2, [pc, #308]	@ (8005024 <HAL_GPIO_Init+0x2f8>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d007      	beq.n	8004f04 <HAL_GPIO_Init+0x1d8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a4c      	ldr	r2, [pc, #304]	@ (8005028 <HAL_GPIO_Init+0x2fc>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d101      	bne.n	8004f00 <HAL_GPIO_Init+0x1d4>
 8004efc:	2306      	movs	r3, #6
 8004efe:	e00c      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f00:	2307      	movs	r3, #7
 8004f02:	e00a      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f04:	2305      	movs	r3, #5
 8004f06:	e008      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f08:	2304      	movs	r3, #4
 8004f0a:	e006      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e004      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f10:	2302      	movs	r3, #2
 8004f12:	e002      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f14:	2301      	movs	r3, #1
 8004f16:	e000      	b.n	8004f1a <HAL_GPIO_Init+0x1ee>
 8004f18:	2300      	movs	r3, #0
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	f002 0203 	and.w	r2, r2, #3
 8004f20:	00d2      	lsls	r2, r2, #3
 8004f22:	4093      	lsls	r3, r2
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8004f2a:	4938      	ldr	r1, [pc, #224]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	089b      	lsrs	r3, r3, #2
 8004f30:	3318      	adds	r3, #24
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f38:	4b34      	ldr	r3, [pc, #208]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	43db      	mvns	r3, r3
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4013      	ands	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d003      	beq.n	8004f5c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004f5c:	4a2b      	ldr	r2, [pc, #172]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004f62:	4b2a      	ldr	r3, [pc, #168]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004f86:	4a21      	ldr	r2, [pc, #132]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	43db      	mvns	r3, r3
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004fb2:	4a16      	ldr	r2, [pc, #88]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8004fba:	4b14      	ldr	r3, [pc, #80]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <HAL_GPIO_Init+0x2e0>)
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	3301      	adds	r3, #1
 8004fec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f47f ae9f 	bne.w	8004d3c <HAL_GPIO_Init+0x10>
  }
}
 8004ffe:	bf00      	nop
 8005000:	bf00      	nop
 8005002:	371c      	adds	r7, #28
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	4002f400 	.word	0x4002f400
 8005010:	42020000 	.word	0x42020000
 8005014:	42020400 	.word	0x42020400
 8005018:	42020800 	.word	0x42020800
 800501c:	42020c00 	.word	0x42020c00
 8005020:	42021000 	.word	0x42021000
 8005024:	42021400 	.word	0x42021400
 8005028:	42021800 	.word	0x42021800

0800502c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	460b      	mov	r3, r1
 8005036:	807b      	strh	r3, [r7, #2]
 8005038:	4613      	mov	r3, r2
 800503a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800503c:	787b      	ldrb	r3, [r7, #1]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005042:	887a      	ldrh	r2, [r7, #2]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005048:	e002      	b.n	8005050 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800504a:	887a      	ldrh	r2, [r7, #2]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e08d      	b.n	800518a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d106      	bne.n	8005088 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fc fc84 	bl	8001990 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2224      	movs	r2, #36	@ 0x24
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80050ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689a      	ldr	r2, [r3, #8]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d107      	bne.n	80050d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050d2:	609a      	str	r2, [r3, #8]
 80050d4:	e006      	b.n	80050e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80050e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d108      	bne.n	80050fe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050fa:	605a      	str	r2, [r3, #4]
 80050fc:	e007      	b.n	800510e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800510c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6812      	ldr	r2, [r2, #0]
 8005118:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800511c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005120:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005130:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	691a      	ldr	r2, [r3, #16]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	69d9      	ldr	r1, [r3, #28]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1a      	ldr	r2, [r3, #32]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2220      	movs	r2, #32
 8005176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3708      	adds	r7, #8
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	d138      	bne.n	800521a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d101      	bne.n	80051b6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80051b2:	2302      	movs	r3, #2
 80051b4:	e032      	b.n	800521c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2201      	movs	r2, #1
 80051ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2224      	movs	r2, #36	@ 0x24
 80051c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0201 	bic.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051e4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6819      	ldr	r1, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	430a      	orrs	r2, r1
 80051f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2220      	movs	r2, #32
 800520a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005216:	2300      	movs	r3, #0
 8005218:	e000      	b.n	800521c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800521a:	2302      	movs	r3, #2
  }
}
 800521c:	4618      	mov	r0, r3
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b20      	cmp	r3, #32
 800523c:	d139      	bne.n	80052b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005248:	2302      	movs	r3, #2
 800524a:	e033      	b.n	80052b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2224      	movs	r2, #36	@ 0x24
 8005258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f022 0201 	bic.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800527a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	021b      	lsls	r3, r3, #8
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0201 	orr.w	r2, r2, #1
 800529c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2220      	movs	r2, #32
 80052a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e000      	b.n	80052b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80052b2:	2302      	movs	r3, #2
  }
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80052cc:	4b0b      	ldr	r3, [pc, #44]	@ (80052fc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
 80052dc:	e007      	b.n	80052ee <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80052de:	4b07      	ldr	r3, [pc, #28]	@ (80052fc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 0204 	bic.w	r2, r3, #4
 80052e6:	4905      	ldr	r1, [pc, #20]	@ (80052fc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	600b      	str	r3, [r1, #0]
  }

  return status;
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	40030400 	.word	0x40030400

08005300 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8005304:	4b05      	ldr	r3, [pc, #20]	@ (800531c <HAL_ICACHE_Enable+0x1c>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a04      	ldr	r2, [pc, #16]	@ (800531c <HAL_ICACHE_Enable+0x1c>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	40030400 	.word	0x40030400

08005320 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005328:	2300      	movs	r3, #0
 800532a:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e0c3      	b.n	80054be <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b05      	cmp	r3, #5
 8005340:	d101      	bne.n	8005346 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e0bb      	b.n	80054be <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d101      	bne.n	8005356 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e0b3      	b.n	80054be <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d103      	bne.n	8005372 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc fb6c 	bl	8001a50 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005386:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	2b08      	cmp	r3, #8
 800538e:	d11b      	bne.n	80053c8 <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 800539a:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	6891      	ldr	r1, [r2, #8]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	68d2      	ldr	r2, [r2, #12]
 80053a6:	4311      	orrs	r1, r2
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6992      	ldr	r2, [r2, #24]
 80053ac:	4311      	orrs	r1, r2
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6912      	ldr	r2, [r2, #16]
 80053b2:	4311      	orrs	r1, r2
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6952      	ldr	r2, [r2, #20]
 80053b8:	4311      	orrs	r1, r2
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	69d2      	ldr	r2, [r2, #28]
 80053be:	4311      	orrs	r1, r2
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6812      	ldr	r2, [r2, #0]
 80053c4:	430b      	orrs	r3, r1
 80053c6:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	2b0c      	cmp	r3, #12
 80053ce:	d115      	bne.n	80053fc <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 80053da:	f023 030e 	bic.w	r3, r3, #14
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6891      	ldr	r1, [r2, #8]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	68d2      	ldr	r2, [r2, #12]
 80053e6:	4311      	orrs	r1, r2
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6952      	ldr	r2, [r2, #20]
 80053ec:	4311      	orrs	r1, r2
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	69d2      	ldr	r2, [r2, #28]
 80053f2:	4311      	orrs	r1, r2
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6812      	ldr	r2, [r2, #0]
 80053f8:	430b      	orrs	r3, r1
 80053fa:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d118      	bne.n	8005436 <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 800540e:	f023 030e 	bic.w	r3, r3, #14
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	6891      	ldr	r1, [r2, #8]
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	68d2      	ldr	r2, [r2, #12]
 800541a:	4311      	orrs	r1, r2
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	6912      	ldr	r2, [r2, #16]
 8005420:	4311      	orrs	r1, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6952      	ldr	r2, [r2, #20]
 8005426:	4311      	orrs	r1, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	69d2      	ldr	r2, [r2, #28]
 800542c:	4311      	orrs	r1, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6812      	ldr	r2, [r2, #0]
 8005432:	430b      	orrs	r3, r1
 8005434:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800543e:	d12a      	bne.n	8005496 <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	2b02      	cmp	r3, #2
 8005446:	d013      	beq.n	8005470 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8005452:	4313      	orrs	r3, r2
 8005454:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8005460:	f023 031f 	bic.w	r3, r3, #31
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	68b9      	ldr	r1, [r7, #8]
 800546a:	430b      	orrs	r3, r1
 800546c:	6053      	str	r3, [r2, #4]
 800546e:	e012      	b.n	8005496 <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005474:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 800547a:	4313      	orrs	r3, r2
 800547c:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8005488:	f023 031f 	bic.w	r3, r3, #31
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	68b9      	ldr	r1, [r7, #8]
 8005492:	430b      	orrs	r3, r1
 8005494:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 8005496:	4b0c      	ldr	r3, [pc, #48]	@ (80054c8 <HAL_OPAMP_Init+0x1a8>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	4909      	ldr	r1, [pc, #36]	@ (80054c8 <HAL_OPAMP_Init+0x1a8>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d103      	bne.n	80054bc <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40007800 	.word	0x40007800

080054cc <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d4:	2300      	movs	r3, #0
 80054d6:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d102      	bne.n	80054e4 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	73fb      	strb	r3, [r7, #15]
 80054e2:	e01d      	b.n	8005520 <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b05      	cmp	r3, #5
 80054ee:	d102      	bne.n	80054f6 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	73fb      	strb	r3, [r7, #15]
 80054f4:	e014      	b.n	8005520 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_READY)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d10c      	bne.n	800551c <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 0201 	orr.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2204      	movs	r2, #4
 8005516:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 800551a:	e001      	b.n	8005520 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	73fb      	strb	r3, [r7, #15]
    }

   }
  return status;
 8005520:	7bfb      	ldrb	r3, [r7, #15]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
	...

08005530 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005534:	4b04      	ldr	r3, [pc, #16]	@ (8005548 <HAL_PWREx_GetVoltageRange+0x18>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40007000 	.word	0x40007000

0800554c <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8005554:	4b27      	ldr	r3, [pc, #156]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800555c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800555e:	f000 f871 	bl	8005644 <HAL_PWREx_SMPS_GetEffectiveMode>
 8005562:	4603      	mov	r3, r0
 8005564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005568:	d101      	bne.n	800556e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e03e      	b.n	80055ec <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800556e:	4b21      	ldr	r3, [pc, #132]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005576:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800557a:	d101      	bne.n	8005580 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e035      	b.n	80055ec <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	429a      	cmp	r2, r3
 8005586:	d101      	bne.n	800558c <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8005588:	2300      	movs	r3, #0
 800558a:	e02f      	b.n	80055ec <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800558c:	4b19      	ldr	r3, [pc, #100]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005594:	4917      	ldr	r1, [pc, #92]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4313      	orrs	r3, r2
 800559a:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 800559c:	4b16      	ldr	r3, [pc, #88]	@ (80055f8 <HAL_PWREx_ControlVoltageScaling+0xac>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	4a16      	ldr	r2, [pc, #88]	@ (80055fc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80055a4:	fba2 2303 	umull	r2, r3, r2, r3
 80055a8:	09db      	lsrs	r3, r3, #7
 80055aa:	2232      	movs	r2, #50	@ 0x32
 80055ac:	fb02 f303 	mul.w	r3, r2, r3
 80055b0:	4a13      	ldr	r2, [pc, #76]	@ (8005600 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80055b2:	fba2 2303 	umull	r2, r3, r2, r3
 80055b6:	08db      	lsrs	r3, r3, #3
 80055b8:	3301      	adds	r3, #1
 80055ba:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055bc:	e002      	b.n	80055c4 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3b01      	subs	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055c4:	4b0b      	ldr	r3, [pc, #44]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d0:	d102      	bne.n	80055d8 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f2      	bne.n	80055be <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055d8:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e4:	d101      	bne.n	80055ea <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e000      	b.n	80055ec <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40007000 	.word	0x40007000
 80055f8:	20000010 	.word	0x20000010
 80055fc:	0a7c5ac5 	.word	0x0a7c5ac5
 8005600:	cccccccd 	.word	0xcccccccd

08005604 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005608:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <HAL_PWREx_EnableVddIO2+0x1c>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4a04      	ldr	r2, [pc, #16]	@ (8005620 <HAL_PWREx_EnableVddIO2+0x1c>)
 800560e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005612:	6053      	str	r3, [r2, #4]
}
 8005614:	bf00      	nop
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	40007000 	.word	0x40007000

08005624 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005624:	b480      	push	{r7}
 8005626:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4a04      	ldr	r2, [pc, #16]	@ (8005640 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800562e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005632:	6093      	str	r3, [r2, #8]
}
 8005634:	bf00      	nop
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	40007000 	.word	0x40007000

08005644 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800564a:	4b0f      	ldr	r3, [pc, #60]	@ (8005688 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d003      	beq.n	8005662 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800565a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800565e:	607b      	str	r3, [r7, #4]
 8005660:	e00a      	b.n	8005678 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d103      	bne.n	8005674 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 800566c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005670:	607b      	str	r3, [r7, #4]
 8005672:	e001      	b.n	8005678 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8005674:	2300      	movs	r3, #0
 8005676:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8005678:	687b      	ldr	r3, [r7, #4]
}
 800567a:	4618      	mov	r0, r3
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	40007000 	.word	0x40007000

0800568c <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	f000 bcc2 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056a0:	4b99      	ldr	r3, [pc, #612]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 030c 	and.w	r3, r3, #12
 80056a8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056aa:	4b97      	ldr	r3, [pc, #604]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f003 0303 	and.w	r3, r3, #3
 80056b2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80e9 	beq.w	8005894 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d006      	beq.n	80056d6 <HAL_RCC_OscConfig+0x4a>
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	2b0c      	cmp	r3, #12
 80056cc:	f040 8083 	bne.w	80057d6 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d17f      	bne.n	80057d6 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056d6:	4b8c      	ldr	r3, [pc, #560]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d006      	beq.n	80056f0 <HAL_RCC_OscConfig+0x64>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d102      	bne.n	80056f0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	f000 bc9a 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056f4:	4b84      	ldr	r3, [pc, #528]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0308 	and.w	r3, r3, #8
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d004      	beq.n	800570a <HAL_RCC_OscConfig+0x7e>
 8005700:	4b81      	ldr	r3, [pc, #516]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005708:	e005      	b.n	8005716 <HAL_RCC_OscConfig+0x8a>
 800570a:	4b7f      	ldr	r3, [pc, #508]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800570c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005716:	4293      	cmp	r3, r2
 8005718:	d224      	bcs.n	8005764 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571e:	4618      	mov	r0, r3
 8005720:	f000 fe9c 	bl	800645c <RCC_SetFlashLatencyFromMSIRange>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d002      	beq.n	8005730 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	f000 bc7a 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005730:	4b75      	ldr	r3, [pc, #468]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a74      	ldr	r2, [pc, #464]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005736:	f043 0308 	orr.w	r3, r3, #8
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	4b72      	ldr	r3, [pc, #456]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	496f      	ldr	r1, [pc, #444]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800574a:	4313      	orrs	r3, r2
 800574c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800574e:	4b6e      	ldr	r3, [pc, #440]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	021b      	lsls	r3, r3, #8
 800575c:	496a      	ldr	r1, [pc, #424]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800575e:	4313      	orrs	r3, r2
 8005760:	604b      	str	r3, [r1, #4]
 8005762:	e026      	b.n	80057b2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005764:	4b68      	ldr	r3, [pc, #416]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a67      	ldr	r2, [pc, #412]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800576a:	f043 0308 	orr.w	r3, r3, #8
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	4b65      	ldr	r3, [pc, #404]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577c:	4962      	ldr	r1, [pc, #392]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800577e:	4313      	orrs	r3, r2
 8005780:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005782:	4b61      	ldr	r3, [pc, #388]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	495d      	ldr	r1, [pc, #372]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005792:	4313      	orrs	r3, r2
 8005794:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10a      	bne.n	80057b2 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 fe5b 	bl	800645c <RCC_SetFlashLatencyFromMSIRange>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d002      	beq.n	80057b2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f000 bc39 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80057b2:	f000 fe17 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 80057b6:	4603      	mov	r3, r0
 80057b8:	4a54      	ldr	r2, [pc, #336]	@ (800590c <HAL_RCC_OscConfig+0x280>)
 80057ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80057bc:	4b54      	ldr	r3, [pc, #336]	@ (8005910 <HAL_RCC_OscConfig+0x284>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7fc feb9 	bl	8002538 <HAL_InitTick>
 80057c6:	4603      	mov	r3, r0
 80057c8:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80057ca:	7bfb      	ldrb	r3, [r7, #15]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d060      	beq.n	8005892 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	f000 bc27 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d039      	beq.n	8005852 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80057de:	4b4a      	ldr	r3, [pc, #296]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a49      	ldr	r2, [pc, #292]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80057e4:	f043 0301 	orr.w	r3, r3, #1
 80057e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057ea:	f7fc fef5 	bl	80025d8 <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057f0:	e00f      	b.n	8005812 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057f2:	f7fc fef1 	bl	80025d8 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d908      	bls.n	8005812 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005800:	4b41      	ldr	r3, [pc, #260]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d102      	bne.n	8005812 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	f000 bc09 	b.w	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005812:	4b3d      	ldr	r3, [pc, #244]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0e9      	beq.n	80057f2 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800581e:	4b3a      	ldr	r3, [pc, #232]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a39      	ldr	r2, [pc, #228]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005824:	f043 0308 	orr.w	r3, r3, #8
 8005828:	6013      	str	r3, [r2, #0]
 800582a:	4b37      	ldr	r3, [pc, #220]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005836:	4934      	ldr	r1, [pc, #208]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005838:	4313      	orrs	r3, r2
 800583a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800583c:	4b32      	ldr	r3, [pc, #200]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a1b      	ldr	r3, [r3, #32]
 8005848:	021b      	lsls	r3, r3, #8
 800584a:	492f      	ldr	r1, [pc, #188]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 800584c:	4313      	orrs	r3, r2
 800584e:	604b      	str	r3, [r1, #4]
 8005850:	e020      	b.n	8005894 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005852:	4b2d      	ldr	r3, [pc, #180]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a2c      	ldr	r2, [pc, #176]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005858:	f023 0301 	bic.w	r3, r3, #1
 800585c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800585e:	f7fc febb 	bl	80025d8 <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005864:	e00e      	b.n	8005884 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005866:	f7fc feb7 	bl	80025d8 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d907      	bls.n	8005884 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005874:	4b24      	ldr	r3, [pc, #144]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e3cf      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005884:	4b20      	ldr	r3, [pc, #128]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1ea      	bne.n	8005866 <HAL_RCC_OscConfig+0x1da>
 8005890:	e000      	b.n	8005894 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005892:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b00      	cmp	r3, #0
 800589e:	d07e      	beq.n	800599e <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	d005      	beq.n	80058b2 <HAL_RCC_OscConfig+0x226>
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	2b0c      	cmp	r3, #12
 80058aa:	d10e      	bne.n	80058ca <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d10b      	bne.n	80058ca <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b2:	4b15      	ldr	r3, [pc, #84]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d06e      	beq.n	800599c <HAL_RCC_OscConfig+0x310>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d16a      	bne.n	800599c <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e3ac      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058d2:	d106      	bne.n	80058e2 <HAL_RCC_OscConfig+0x256>
 80058d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a0b      	ldr	r2, [pc, #44]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	e024      	b.n	800592c <HAL_RCC_OscConfig+0x2a0>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058ea:	d113      	bne.n	8005914 <HAL_RCC_OscConfig+0x288>
 80058ec:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a05      	ldr	r2, [pc, #20]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058f6:	6013      	str	r3, [r2, #0]
 80058f8:	4b03      	ldr	r3, [pc, #12]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a02      	ldr	r2, [pc, #8]	@ (8005908 <HAL_RCC_OscConfig+0x27c>)
 80058fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005902:	6013      	str	r3, [r2, #0]
 8005904:	e012      	b.n	800592c <HAL_RCC_OscConfig+0x2a0>
 8005906:	bf00      	nop
 8005908:	40021000 	.word	0x40021000
 800590c:	20000010 	.word	0x20000010
 8005910:	2000003c 	.word	0x2000003c
 8005914:	4b8b      	ldr	r3, [pc, #556]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a8a      	ldr	r2, [pc, #552]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 800591a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	4b88      	ldr	r3, [pc, #544]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a87      	ldr	r2, [pc, #540]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800592a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d019      	beq.n	8005968 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005934:	f7fc fe50 	bl	80025d8 <HAL_GetTick>
 8005938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800593a:	e00e      	b.n	800595a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800593c:	f7fc fe4c 	bl	80025d8 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b64      	cmp	r3, #100	@ 0x64
 8005948:	d907      	bls.n	800595a <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800594a:	4b7e      	ldr	r3, [pc, #504]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e364      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800595a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d0ea      	beq.n	800593c <HAL_RCC_OscConfig+0x2b0>
 8005966:	e01a      	b.n	800599e <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005968:	f7fc fe36 	bl	80025d8 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800596e:	e00e      	b.n	800598e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005970:	f7fc fe32 	bl	80025d8 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b64      	cmp	r3, #100	@ 0x64
 800597c:	d907      	bls.n	800598e <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800597e:	4b71      	ldr	r3, [pc, #452]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e34a      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800598e:	4b6d      	ldr	r3, [pc, #436]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1ea      	bne.n	8005970 <HAL_RCC_OscConfig+0x2e4>
 800599a:	e000      	b.n	800599e <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800599c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d06c      	beq.n	8005a84 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	2b04      	cmp	r3, #4
 80059ae:	d005      	beq.n	80059bc <HAL_RCC_OscConfig+0x330>
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	2b0c      	cmp	r3, #12
 80059b4:	d119      	bne.n	80059ea <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d116      	bne.n	80059ea <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059bc:	4b61      	ldr	r3, [pc, #388]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d005      	beq.n	80059d4 <HAL_RCC_OscConfig+0x348>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e327      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059d4:	4b5b      	ldr	r3, [pc, #364]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	061b      	lsls	r3, r3, #24
 80059e2:	4958      	ldr	r1, [pc, #352]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059e8:	e04c      	b.n	8005a84 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d029      	beq.n	8005a46 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059f2:	4b54      	ldr	r3, [pc, #336]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a53      	ldr	r2, [pc, #332]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 80059f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fe:	f7fc fdeb 	bl	80025d8 <HAL_GetTick>
 8005a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a04:	e00e      	b.n	8005a24 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a06:	f7fc fde7 	bl	80025d8 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d907      	bls.n	8005a24 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a14:	4b4b      	ldr	r3, [pc, #300]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e2ff      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a24:	4b47      	ldr	r3, [pc, #284]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0ea      	beq.n	8005a06 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a30:	4b44      	ldr	r3, [pc, #272]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	061b      	lsls	r3, r3, #24
 8005a3e:	4941      	ldr	r1, [pc, #260]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	604b      	str	r3, [r1, #4]
 8005a44:	e01e      	b.n	8005a84 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a46:	4b3f      	ldr	r3, [pc, #252]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a3e      	ldr	r2, [pc, #248]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a52:	f7fc fdc1 	bl	80025d8 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a58:	e00e      	b.n	8005a78 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a5a:	f7fc fdbd 	bl	80025d8 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d907      	bls.n	8005a78 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a68:	4b36      	ldr	r3, [pc, #216]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e2d5      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a78:	4b32      	ldr	r3, [pc, #200]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1ea      	bne.n	8005a5a <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d062      	beq.n	8005b56 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d038      	beq.n	8005b0a <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d108      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8005aa0:	4b28      	ldr	r3, [pc, #160]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aa6:	4a27      	ldr	r2, [pc, #156]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005aa8:	f023 0310 	bic.w	r3, r3, #16
 8005aac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005ab0:	e007      	b.n	8005ac2 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8005ab2:	4b24      	ldr	r3, [pc, #144]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ab8:	4a22      	ldr	r2, [pc, #136]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005aba:	f043 0310 	orr.w	r3, r3, #16
 8005abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ac2:	4b20      	ldr	r3, [pc, #128]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ac8:	4a1e      	ldr	r2, [pc, #120]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005aca:	f043 0301 	orr.w	r3, r3, #1
 8005ace:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad2:	f7fc fd81 	bl	80025d8 <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ad8:	e00f      	b.n	8005afa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ada:	f7fc fd7d 	bl	80025d8 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b07      	cmp	r3, #7
 8005ae6:	d908      	bls.n	8005afa <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ae8:	4b16      	ldr	r3, [pc, #88]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d101      	bne.n	8005afa <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e294      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005afa:	4b12      	ldr	r3, [pc, #72]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0e8      	beq.n	8005ada <HAL_RCC_OscConfig+0x44e>
 8005b08:	e025      	b.n	8005b56 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b10:	4a0c      	ldr	r2, [pc, #48]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005b12:	f023 0301 	bic.w	r3, r3, #1
 8005b16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b1a:	f7fc fd5d 	bl	80025d8 <HAL_GetTick>
 8005b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b20:	e012      	b.n	8005b48 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b22:	f7fc fd59 	bl	80025d8 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b07      	cmp	r3, #7
 8005b2e:	d90b      	bls.n	8005b48 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b30:	4b04      	ldr	r3, [pc, #16]	@ (8005b44 <HAL_RCC_OscConfig+0x4b8>)
 8005b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d004      	beq.n	8005b48 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e270      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
 8005b42:	bf00      	nop
 8005b44:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b48:	4ba8      	ldr	r3, [pc, #672]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e5      	bne.n	8005b22 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0304 	and.w	r3, r3, #4
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 812d 	beq.w	8005dbe <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b64:	2300      	movs	r3, #0
 8005b66:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005b68:	4ba0      	ldr	r3, [pc, #640]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10d      	bne.n	8005b90 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b74:	4b9d      	ldr	r3, [pc, #628]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b78:	4a9c      	ldr	r2, [pc, #624]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005b7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b80:	4b9a      	ldr	r3, [pc, #616]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b88:	60bb      	str	r3, [r7, #8]
 8005b8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b90:	4b97      	ldr	r3, [pc, #604]	@ (8005df0 <HAL_RCC_OscConfig+0x764>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d11e      	bne.n	8005bda <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b9c:	4b94      	ldr	r3, [pc, #592]	@ (8005df0 <HAL_RCC_OscConfig+0x764>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a93      	ldr	r2, [pc, #588]	@ (8005df0 <HAL_RCC_OscConfig+0x764>)
 8005ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ba6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ba8:	f7fc fd16 	bl	80025d8 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bae:	e00e      	b.n	8005bce <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bb0:	f7fc fd12 	bl	80025d8 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d907      	bls.n	8005bce <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bbe:	4b8c      	ldr	r3, [pc, #560]	@ (8005df0 <HAL_RCC_OscConfig+0x764>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e22a      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bce:	4b88      	ldr	r3, [pc, #544]	@ (8005df0 <HAL_RCC_OscConfig+0x764>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d0ea      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d01f      	beq.n	8005c26 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0304 	and.w	r3, r3, #4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d010      	beq.n	8005c14 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005bf2:	4b7e      	ldr	r3, [pc, #504]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf8:	4a7c      	ldr	r2, [pc, #496]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005bfa:	f043 0304 	orr.w	r3, r3, #4
 8005bfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005c02:	4b7a      	ldr	r3, [pc, #488]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c08:	4a78      	ldr	r2, [pc, #480]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c0a:	f043 0301 	orr.w	r3, r3, #1
 8005c0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c12:	e018      	b.n	8005c46 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005c14:	4b75      	ldr	r3, [pc, #468]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c1a:	4a74      	ldr	r2, [pc, #464]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c1c:	f043 0301 	orr.w	r3, r3, #1
 8005c20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c24:	e00f      	b.n	8005c46 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005c26:	4b71      	ldr	r3, [pc, #452]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c2c:	4a6f      	ldr	r2, [pc, #444]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c2e:	f023 0301 	bic.w	r3, r3, #1
 8005c32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005c36:	4b6d      	ldr	r3, [pc, #436]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c3c:	4a6b      	ldr	r2, [pc, #428]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c3e:	f023 0304 	bic.w	r3, r3, #4
 8005c42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d068      	beq.n	8005d20 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c4e:	f7fc fcc3 	bl	80025d8 <HAL_GetTick>
 8005c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c54:	e011      	b.n	8005c7a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c56:	f7fc fcbf 	bl	80025d8 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d908      	bls.n	8005c7a <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c68:	4b60      	ldr	r3, [pc, #384]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e1d4      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c7a:	4b5c      	ldr	r3, [pc, #368]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c80:	f003 0302 	and.w	r3, r3, #2
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0e6      	beq.n	8005c56 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d022      	beq.n	8005cda <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005c94:	4b55      	ldr	r3, [pc, #340]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9a:	4a54      	ldr	r2, [pc, #336]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005ca4:	e011      	b.n	8005cca <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca6:	f7fc fc97 	bl	80025d8 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d908      	bls.n	8005cca <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005cb8:	4b4c      	ldr	r3, [pc, #304]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e1ac      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005cca:	4b48      	ldr	r3, [pc, #288]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0e6      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x61a>
 8005cd8:	e068      	b.n	8005dac <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005cda:	4b44      	ldr	r3, [pc, #272]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce0:	4a42      	ldr	r2, [pc, #264]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ce6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005cea:	e011      	b.n	8005d10 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cec:	f7fc fc74 	bl	80025d8 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d908      	bls.n	8005d10 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e189      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005d10:	4b36      	ldr	r3, [pc, #216]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e6      	bne.n	8005cec <HAL_RCC_OscConfig+0x660>
 8005d1e:	e045      	b.n	8005dac <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d20:	f7fc fc5a 	bl	80025d8 <HAL_GetTick>
 8005d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d26:	e011      	b.n	8005d4c <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d28:	f7fc fc56 	bl	80025d8 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d908      	bls.n	8005d4c <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d40:	f003 0302 	and.w	r3, r3, #2
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d001      	beq.n	8005d4c <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e16b      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d4c:	4b27      	ldr	r3, [pc, #156]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e6      	bne.n	8005d28 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005d5a:	4b24      	ldr	r3, [pc, #144]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d021      	beq.n	8005dac <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005d68:	4b20      	ldr	r3, [pc, #128]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005d78:	e011      	b.n	8005d9e <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d7a:	f7fc fc2d 	bl	80025d8 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d908      	bls.n	8005d9e <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005d8c:	4b17      	ldr	r3, [pc, #92]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e142      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005d9e:	4b13      	ldr	r3, [pc, #76]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e6      	bne.n	8005d7a <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005dac:	7ffb      	ldrb	r3, [r7, #31]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d105      	bne.n	8005dbe <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005db2:	4b0e      	ldr	r3, [pc, #56]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db6:	4a0d      	ldr	r2, [pc, #52]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0320 	and.w	r3, r3, #32
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d04f      	beq.n	8005e6a <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d028      	beq.n	8005e24 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005dd2:	4b06      	ldr	r3, [pc, #24]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005dd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dd8:	4a04      	ldr	r2, [pc, #16]	@ (8005dec <HAL_RCC_OscConfig+0x760>)
 8005dda:	f043 0301 	orr.w	r3, r3, #1
 8005dde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de2:	f7fc fbf9 	bl	80025d8 <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005de8:	e014      	b.n	8005e14 <HAL_RCC_OscConfig+0x788>
 8005dea:	bf00      	nop
 8005dec:	40021000 	.word	0x40021000
 8005df0:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005df4:	f7fc fbf0 	bl	80025d8 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d908      	bls.n	8005e14 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e02:	4b8a      	ldr	r3, [pc, #552]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e08:	f003 0302 	and.w	r3, r3, #2
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d101      	bne.n	8005e14 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e107      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e14:	4b85      	ldr	r3, [pc, #532]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d0e8      	beq.n	8005df4 <HAL_RCC_OscConfig+0x768>
 8005e22:	e022      	b.n	8005e6a <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e24:	4b81      	ldr	r3, [pc, #516]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e2a:	4a80      	ldr	r2, [pc, #512]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e2c:	f023 0301 	bic.w	r3, r3, #1
 8005e30:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e34:	f7fc fbd0 	bl	80025d8 <HAL_GetTick>
 8005e38:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e3a:	e00f      	b.n	8005e5c <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e3c:	f7fc fbcc 	bl	80025d8 <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d908      	bls.n	8005e5c <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e4a:	4b78      	ldr	r3, [pc, #480]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e50:	f003 0302 	and.w	r3, r3, #2
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e0e3      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e5c:	4b73      	ldr	r3, [pc, #460]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e8      	bne.n	8005e3c <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f000 80d7 	beq.w	8006022 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e74:	4b6d      	ldr	r3, [pc, #436]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 030c 	and.w	r3, r3, #12
 8005e7c:	2b0c      	cmp	r3, #12
 8005e7e:	f000 8091 	beq.w	8005fa4 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d166      	bne.n	8005f58 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e8a:	4b68      	ldr	r3, [pc, #416]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a67      	ldr	r2, [pc, #412]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e96:	f7fc fb9f 	bl	80025d8 <HAL_GetTick>
 8005e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e9c:	e00e      	b.n	8005ebc <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e9e:	f7fc fb9b 	bl	80025d8 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d907      	bls.n	8005ebc <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005eac:	4b5f      	ldr	r3, [pc, #380]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e0b3      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ebc:	4b5b      	ldr	r3, [pc, #364]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d1ea      	bne.n	8005e9e <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ec8:	4b58      	ldr	r3, [pc, #352]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	4b58      	ldr	r3, [pc, #352]	@ (8006030 <HAL_RCC_OscConfig+0x9a4>)
 8005ece:	4013      	ands	r3, r2
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005ed8:	3a01      	subs	r2, #1
 8005eda:	0112      	lsls	r2, r2, #4
 8005edc:	4311      	orrs	r1, r2
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ee2:	0212      	lsls	r2, r2, #8
 8005ee4:	4311      	orrs	r1, r2
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005eea:	0852      	lsrs	r2, r2, #1
 8005eec:	3a01      	subs	r2, #1
 8005eee:	0552      	lsls	r2, r2, #21
 8005ef0:	4311      	orrs	r1, r2
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005ef6:	0852      	lsrs	r2, r2, #1
 8005ef8:	3a01      	subs	r2, #1
 8005efa:	0652      	lsls	r2, r2, #25
 8005efc:	4311      	orrs	r1, r2
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f02:	06d2      	lsls	r2, r2, #27
 8005f04:	430a      	orrs	r2, r1
 8005f06:	4949      	ldr	r1, [pc, #292]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f0c:	4b47      	ldr	r3, [pc, #284]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a46      	ldr	r2, [pc, #280]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f18:	4b44      	ldr	r3, [pc, #272]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	4a43      	ldr	r2, [pc, #268]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f24:	f7fc fb58 	bl	80025d8 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f2a:	e00e      	b.n	8005f4a <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f2c:	f7fc fb54 	bl	80025d8 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d907      	bls.n	8005f4a <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e06c      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f4a:	4b38      	ldr	r3, [pc, #224]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0ea      	beq.n	8005f2c <HAL_RCC_OscConfig+0x8a0>
 8005f56:	e064      	b.n	8006022 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f58:	4b34      	ldr	r3, [pc, #208]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a33      	ldr	r2, [pc, #204]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f64:	f7fc fb38 	bl	80025d8 <HAL_GetTick>
 8005f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f6a:	e00e      	b.n	8005f8a <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f6c:	f7fc fb34 	bl	80025d8 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d907      	bls.n	8005f8a <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e04c      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f8a:	4b28      	ldr	r3, [pc, #160]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1ea      	bne.n	8005f6c <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005f96:	4b25      	ldr	r3, [pc, #148]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	4924      	ldr	r1, [pc, #144]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005f9c:	4b25      	ldr	r3, [pc, #148]	@ (8006034 <HAL_RCC_OscConfig+0x9a8>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	60cb      	str	r3, [r1, #12]
 8005fa2:	e03e      	b.n	8006022 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d101      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e039      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8005fb0:	4b1e      	ldr	r3, [pc, #120]	@ (800602c <HAL_RCC_OscConfig+0x9a0>)
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	f003 0203 	and.w	r2, r3, #3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d12c      	bne.n	800601e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d123      	bne.n	800601e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d11b      	bne.n	800601e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ff0:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d113      	bne.n	800601e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006000:	085b      	lsrs	r3, r3, #1
 8006002:	3b01      	subs	r3, #1
 8006004:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006006:	429a      	cmp	r2, r3
 8006008:	d109      	bne.n	800601e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006014:	085b      	lsrs	r3, r3, #1
 8006016:	3b01      	subs	r3, #1
 8006018:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800601a:	429a      	cmp	r2, r3
 800601c:	d001      	beq.n	8006022 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e000      	b.n	8006024 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3720      	adds	r7, #32
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	40021000 	.word	0x40021000
 8006030:	019f800c 	.word	0x019f800c
 8006034:	feeefffc 	.word	0xfeeefffc

08006038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d101      	bne.n	8006050 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e11c      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006050:	4b90      	ldr	r3, [pc, #576]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 030f 	and.w	r3, r3, #15
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	429a      	cmp	r2, r3
 800605c:	d910      	bls.n	8006080 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800605e:	4b8d      	ldr	r3, [pc, #564]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f023 020f 	bic.w	r2, r3, #15
 8006066:	498b      	ldr	r1, [pc, #556]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	4313      	orrs	r3, r2
 800606c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800606e:	4b89      	ldr	r3, [pc, #548]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	429a      	cmp	r2, r3
 800607a:	d001      	beq.n	8006080 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e104      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d010      	beq.n	80060ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	4b81      	ldr	r3, [pc, #516]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006098:	429a      	cmp	r2, r3
 800609a:	d908      	bls.n	80060ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800609c:	4b7e      	ldr	r3, [pc, #504]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	497b      	ldr	r1, [pc, #492]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 8085 	beq.w	80061c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d11f      	bne.n	8006104 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060c4:	4b74      	ldr	r3, [pc, #464]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0da      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80060d4:	f000 fa26 	bl	8006524 <RCC_GetSysClockFreqFromPLLSource>
 80060d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	4a6f      	ldr	r2, [pc, #444]	@ (800629c <HAL_RCC_ClockConfig+0x264>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d947      	bls.n	8006172 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80060e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d141      	bne.n	8006172 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060ee:	4b6a      	ldr	r3, [pc, #424]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060f6:	4a68      	ldr	r2, [pc, #416]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80060f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80060fe:	2380      	movs	r3, #128	@ 0x80
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	e036      	b.n	8006172 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b02      	cmp	r3, #2
 800610a:	d107      	bne.n	800611c <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800610c:	4b62      	ldr	r3, [pc, #392]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d115      	bne.n	8006144 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e0b6      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d107      	bne.n	8006134 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006124:	4b5c      	ldr	r3, [pc, #368]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d109      	bne.n	8006144 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e0aa      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006134:	4b58      	ldr	r3, [pc, #352]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e0a2      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006144:	f000 f8b0 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 8006148:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	4a53      	ldr	r2, [pc, #332]	@ (800629c <HAL_RCC_ClockConfig+0x264>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d90f      	bls.n	8006172 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006152:	4b51      	ldr	r3, [pc, #324]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d109      	bne.n	8006172 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800615e:	4b4e      	ldr	r3, [pc, #312]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006166:	4a4c      	ldr	r2, [pc, #304]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800616c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800616e:	2380      	movs	r3, #128	@ 0x80
 8006170:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006172:	4b49      	ldr	r3, [pc, #292]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f023 0203 	bic.w	r2, r3, #3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	4946      	ldr	r1, [pc, #280]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006180:	4313      	orrs	r3, r2
 8006182:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006184:	f7fc fa28 	bl	80025d8 <HAL_GetTick>
 8006188:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800618a:	e013      	b.n	80061b4 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800618c:	f7fc fa24 	bl	80025d8 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800619a:	4293      	cmp	r3, r2
 800619c:	d90a      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800619e:	4b3e      	ldr	r3, [pc, #248]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 020c 	and.w	r2, r3, #12
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d001      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e06a      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061b4:	4b38      	ldr	r3, [pc, #224]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 020c 	and.w	r2, r3, #12
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d1e2      	bne.n	800618c <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2b80      	cmp	r3, #128	@ 0x80
 80061ca:	d105      	bne.n	80061d8 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80061cc:	4b32      	ldr	r3, [pc, #200]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	4a31      	ldr	r2, [pc, #196]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061d6:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0302 	and.w	r3, r3, #2
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d010      	beq.n	8006206 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689a      	ldr	r2, [r3, #8]
 80061e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d208      	bcs.n	8006206 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061f4:	4b28      	ldr	r3, [pc, #160]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	4925      	ldr	r1, [pc, #148]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006202:	4313      	orrs	r3, r2
 8006204:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006206:	4b23      	ldr	r3, [pc, #140]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 030f 	and.w	r3, r3, #15
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	429a      	cmp	r2, r3
 8006212:	d210      	bcs.n	8006236 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006214:	4b1f      	ldr	r3, [pc, #124]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f023 020f 	bic.w	r2, r3, #15
 800621c:	491d      	ldr	r1, [pc, #116]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	4313      	orrs	r3, r2
 8006222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006224:	4b1b      	ldr	r3, [pc, #108]	@ (8006294 <HAL_RCC_ClockConfig+0x25c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d001      	beq.n	8006236 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e029      	b.n	800628a <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0304 	and.w	r3, r3, #4
 800623e:	2b00      	cmp	r3, #0
 8006240:	d008      	beq.n	8006254 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006242:	4b15      	ldr	r3, [pc, #84]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	4912      	ldr	r1, [pc, #72]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006250:	4313      	orrs	r3, r2
 8006252:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0308 	and.w	r3, r3, #8
 800625c:	2b00      	cmp	r3, #0
 800625e:	d009      	beq.n	8006274 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006260:	4b0d      	ldr	r3, [pc, #52]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	00db      	lsls	r3, r3, #3
 800626e:	490a      	ldr	r1, [pc, #40]	@ (8006298 <HAL_RCC_ClockConfig+0x260>)
 8006270:	4313      	orrs	r3, r2
 8006272:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006274:	f000 f8b6 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 8006278:	4603      	mov	r3, r0
 800627a:	4a09      	ldr	r2, [pc, #36]	@ (80062a0 <HAL_RCC_ClockConfig+0x268>)
 800627c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800627e:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <HAL_RCC_ClockConfig+0x26c>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f7fc f958 	bl	8002538 <HAL_InitTick>
 8006288:	4603      	mov	r3, r0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3718      	adds	r7, #24
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40022000 	.word	0x40022000
 8006298:	40021000 	.word	0x40021000
 800629c:	04c4b400 	.word	0x04c4b400
 80062a0:	20000010 	.word	0x20000010
 80062a4:	2000003c 	.word	0x2000003c

080062a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b089      	sub	sp, #36	@ 0x24
 80062ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80062ae:	2300      	movs	r3, #0
 80062b0:	61fb      	str	r3, [r7, #28]
 80062b2:	2300      	movs	r3, #0
 80062b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062b6:	4b47      	ldr	r3, [pc, #284]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f003 030c 	and.w	r3, r3, #12
 80062be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062c0:	4b44      	ldr	r3, [pc, #272]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f003 0303 	and.w	r3, r3, #3
 80062c8:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d005      	beq.n	80062dc <HAL_RCC_GetSysClockFreq+0x34>
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	2b0c      	cmp	r3, #12
 80062d4:	d121      	bne.n	800631a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d11e      	bne.n	800631a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80062dc:	4b3d      	ldr	r3, [pc, #244]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0308 	and.w	r3, r3, #8
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d107      	bne.n	80062f8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80062e8:	4b3a      	ldr	r3, [pc, #232]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80062ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062ee:	0a1b      	lsrs	r3, r3, #8
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	e005      	b.n	8006304 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062f8:	4b36      	ldr	r3, [pc, #216]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	091b      	lsrs	r3, r3, #4
 80062fe:	f003 030f 	and.w	r3, r3, #15
 8006302:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8006304:	4a34      	ldr	r2, [pc, #208]	@ (80063d8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800630c:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10d      	bne.n	8006330 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006318:	e00a      	b.n	8006330 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2b04      	cmp	r3, #4
 800631e:	d102      	bne.n	8006326 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006320:	4b2e      	ldr	r3, [pc, #184]	@ (80063dc <HAL_RCC_GetSysClockFreq+0x134>)
 8006322:	61bb      	str	r3, [r7, #24]
 8006324:	e004      	b.n	8006330 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	2b08      	cmp	r3, #8
 800632a:	d101      	bne.n	8006330 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800632c:	4b2c      	ldr	r3, [pc, #176]	@ (80063e0 <HAL_RCC_GetSysClockFreq+0x138>)
 800632e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b0c      	cmp	r3, #12
 8006334:	d146      	bne.n	80063c4 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006336:	4b27      	ldr	r3, [pc, #156]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f003 0303 	and.w	r3, r3, #3
 800633e:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006340:	4b24      	ldr	r3, [pc, #144]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	091b      	lsrs	r3, r3, #4
 8006346:	f003 030f 	and.w	r3, r3, #15
 800634a:	3301      	adds	r3, #1
 800634c:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d003      	beq.n	800635c <HAL_RCC_GetSysClockFreq+0xb4>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2b03      	cmp	r3, #3
 8006358:	d00d      	beq.n	8006376 <HAL_RCC_GetSysClockFreq+0xce>
 800635a:	e019      	b.n	8006390 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800635c:	4a1f      	ldr	r2, [pc, #124]	@ (80063dc <HAL_RCC_GetSysClockFreq+0x134>)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	fbb2 f3f3 	udiv	r3, r2, r3
 8006364:	4a1b      	ldr	r2, [pc, #108]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8006366:	68d2      	ldr	r2, [r2, #12]
 8006368:	0a12      	lsrs	r2, r2, #8
 800636a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800636e:	fb02 f303 	mul.w	r3, r2, r3
 8006372:	617b      	str	r3, [r7, #20]
        break;
 8006374:	e019      	b.n	80063aa <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006376:	4a1a      	ldr	r2, [pc, #104]	@ (80063e0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	fbb2 f3f3 	udiv	r3, r2, r3
 800637e:	4a15      	ldr	r2, [pc, #84]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8006380:	68d2      	ldr	r2, [r2, #12]
 8006382:	0a12      	lsrs	r2, r2, #8
 8006384:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006388:	fb02 f303 	mul.w	r3, r2, r3
 800638c:	617b      	str	r3, [r7, #20]
        break;
 800638e:	e00c      	b.n	80063aa <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	4a0e      	ldr	r2, [pc, #56]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 800639a:	68d2      	ldr	r2, [r2, #12]
 800639c:	0a12      	lsrs	r2, r2, #8
 800639e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	617b      	str	r3, [r7, #20]
        break;
 80063a8:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80063aa:	4b0a      	ldr	r3, [pc, #40]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	0e5b      	lsrs	r3, r3, #25
 80063b0:	f003 0303 	and.w	r3, r3, #3
 80063b4:	3301      	adds	r3, #1
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80063c4:	69bb      	ldr	r3, [r7, #24]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3724      	adds	r7, #36	@ 0x24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40021000 	.word	0x40021000
 80063d8:	0800c084 	.word	0x0800c084
 80063dc:	00f42400 	.word	0x00f42400
 80063e0:	007a1200 	.word	0x007a1200

080063e4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80063e8:	f7ff ff5e 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 80063ec:	4602      	mov	r2, r0
 80063ee:	4b05      	ldr	r3, [pc, #20]	@ (8006404 <HAL_RCC_GetHCLKFreq+0x20>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	091b      	lsrs	r3, r3, #4
 80063f4:	f003 030f 	and.w	r3, r3, #15
 80063f8:	4903      	ldr	r1, [pc, #12]	@ (8006408 <HAL_RCC_GetHCLKFreq+0x24>)
 80063fa:	5ccb      	ldrb	r3, [r1, r3]
 80063fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006400:	4618      	mov	r0, r3
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40021000 	.word	0x40021000
 8006408:	0800c06c 	.word	0x0800c06c

0800640c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006410:	f7ff ffe8 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 8006414:	4602      	mov	r2, r0
 8006416:	4b05      	ldr	r3, [pc, #20]	@ (800642c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	0a1b      	lsrs	r3, r3, #8
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	4903      	ldr	r1, [pc, #12]	@ (8006430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006422:	5ccb      	ldrb	r3, [r1, r3]
 8006424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006428:	4618      	mov	r0, r3
 800642a:	bd80      	pop	{r7, pc}
 800642c:	40021000 	.word	0x40021000
 8006430:	0800c07c 	.word	0x0800c07c

08006434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006438:	f7ff ffd4 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 800643c:	4602      	mov	r2, r0
 800643e:	4b05      	ldr	r3, [pc, #20]	@ (8006454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	0adb      	lsrs	r3, r3, #11
 8006444:	f003 0307 	and.w	r3, r3, #7
 8006448:	4903      	ldr	r1, [pc, #12]	@ (8006458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800644a:	5ccb      	ldrb	r3, [r1, r3]
 800644c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006450:	4618      	mov	r0, r3
 8006452:	bd80      	pop	{r7, pc}
 8006454:	40021000 	.word	0x40021000
 8006458:	0800c07c 	.word	0x0800c07c

0800645c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006464:	2300      	movs	r3, #0
 8006466:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006468:	4b2c      	ldr	r3, [pc, #176]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800646a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800646c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006474:	f7ff f85c 	bl	8005530 <HAL_PWREx_GetVoltageRange>
 8006478:	6138      	str	r0, [r7, #16]
 800647a:	e014      	b.n	80064a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800647c:	4b27      	ldr	r3, [pc, #156]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800647e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006480:	4a26      	ldr	r2, [pc, #152]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8006482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006486:	6593      	str	r3, [r2, #88]	@ 0x58
 8006488:	4b24      	ldr	r3, [pc, #144]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800648a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006490:	60fb      	str	r3, [r7, #12]
 8006492:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006494:	f7ff f84c 	bl	8005530 <HAL_PWREx_GetVoltageRange>
 8006498:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800649a:	4b20      	ldr	r3, [pc, #128]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800649c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800649e:	4a1f      	ldr	r2, [pc, #124]	@ (800651c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80064a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <RCC_SetFlashLatencyFromMSIRange+0x58>
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b2:	d10b      	bne.n	80064cc <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b80      	cmp	r3, #128	@ 0x80
 80064b8:	d919      	bls.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2ba0      	cmp	r3, #160	@ 0xa0
 80064be:	d902      	bls.n	80064c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80064c0:	2302      	movs	r3, #2
 80064c2:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80064c4:	e013      	b.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80064c6:	2301      	movs	r3, #1
 80064c8:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80064ca:	e010      	b.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b80      	cmp	r3, #128	@ 0x80
 80064d0:	d902      	bls.n	80064d8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80064d2:	2303      	movs	r3, #3
 80064d4:	617b      	str	r3, [r7, #20]
 80064d6:	e00a      	b.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b80      	cmp	r3, #128	@ 0x80
 80064dc:	d102      	bne.n	80064e4 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80064de:	2302      	movs	r3, #2
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e004      	b.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b70      	cmp	r3, #112	@ 0x70
 80064e8:	d101      	bne.n	80064ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80064ea:	2301      	movs	r3, #1
 80064ec:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80064ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006520 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f023 020f 	bic.w	r2, r3, #15
 80064f6:	490a      	ldr	r1, [pc, #40]	@ (8006520 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80064fe:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 030f 	and.w	r3, r3, #15
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	429a      	cmp	r2, r3
 800650a:	d001      	beq.n	8006510 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	e000      	b.n	8006512 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3718      	adds	r7, #24
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	40021000 	.word	0x40021000
 8006520:	40022000 	.word	0x40022000

08006524 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006524:	b480      	push	{r7}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800652a:	4b31      	ldr	r3, [pc, #196]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	f003 0303 	and.w	r3, r3, #3
 8006532:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006534:	4b2e      	ldr	r3, [pc, #184]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	091b      	lsrs	r3, r3, #4
 800653a:	f003 030f 	and.w	r3, r3, #15
 800653e:	3301      	adds	r3, #1
 8006540:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2b03      	cmp	r3, #3
 8006546:	d015      	beq.n	8006574 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b03      	cmp	r3, #3
 800654c:	d839      	bhi.n	80065c2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d01c      	beq.n	800658e <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2b02      	cmp	r3, #2
 8006558:	d133      	bne.n	80065c2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800655a:	4a26      	ldr	r2, [pc, #152]	@ (80065f4 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006562:	4a23      	ldr	r2, [pc, #140]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8006564:	68d2      	ldr	r2, [r2, #12]
 8006566:	0a12      	lsrs	r2, r2, #8
 8006568:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800656c:	fb02 f303 	mul.w	r3, r2, r3
 8006570:	613b      	str	r3, [r7, #16]
      break;
 8006572:	e029      	b.n	80065c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006574:	4a20      	ldr	r2, [pc, #128]	@ (80065f8 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	fbb2 f3f3 	udiv	r3, r2, r3
 800657c:	4a1c      	ldr	r2, [pc, #112]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800657e:	68d2      	ldr	r2, [r2, #12]
 8006580:	0a12      	lsrs	r2, r2, #8
 8006582:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006586:	fb02 f303 	mul.w	r3, r2, r3
 800658a:	613b      	str	r3, [r7, #16]
      break;
 800658c:	e01c      	b.n	80065c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800658e:	4b18      	ldr	r3, [pc, #96]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d107      	bne.n	80065aa <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800659a:	4b15      	ldr	r3, [pc, #84]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800659c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065a0:	0a1b      	lsrs	r3, r3, #8
 80065a2:	f003 030f 	and.w	r3, r3, #15
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	e005      	b.n	80065b6 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80065aa:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	091b      	lsrs	r3, r3, #4
 80065b0:	f003 030f 	and.w	r3, r3, #15
 80065b4:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 80065b6:	4a11      	ldr	r2, [pc, #68]	@ (80065fc <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065be:	613b      	str	r3, [r7, #16]
        break;
 80065c0:	e002      	b.n	80065c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	613b      	str	r3, [r7, #16]
      break;
 80065c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80065c8:	4b09      	ldr	r3, [pc, #36]	@ (80065f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	0e5b      	lsrs	r3, r3, #25
 80065ce:	f003 0303 	and.w	r3, r3, #3
 80065d2:	3301      	adds	r3, #1
 80065d4:	005b      	lsls	r3, r3, #1
 80065d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80065e2:	683b      	ldr	r3, [r7, #0]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	371c      	adds	r7, #28
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr
 80065f0:	40021000 	.word	0x40021000
 80065f4:	00f42400 	.word	0x00f42400
 80065f8:	007a1200 	.word	0x007a1200
 80065fc:	0800c084 	.word	0x0800c084

08006600 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b088      	sub	sp, #32
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006608:	2300      	movs	r3, #0
 800660a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800660c:	2300      	movs	r3, #0
 800660e:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006618:	2b00      	cmp	r3, #0
 800661a:	d040      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006620:	2b80      	cmp	r3, #128	@ 0x80
 8006622:	d02a      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006624:	2b80      	cmp	r3, #128	@ 0x80
 8006626:	d825      	bhi.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006628:	2b60      	cmp	r3, #96	@ 0x60
 800662a:	d026      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800662c:	2b60      	cmp	r3, #96	@ 0x60
 800662e:	d821      	bhi.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006630:	2b40      	cmp	r3, #64	@ 0x40
 8006632:	d006      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006634:	2b40      	cmp	r3, #64	@ 0x40
 8006636:	d81d      	bhi.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006638:	2b00      	cmp	r3, #0
 800663a:	d009      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800663c:	2b20      	cmp	r3, #32
 800663e:	d010      	beq.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006640:	e018      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006642:	4b8f      	ldr	r3, [pc, #572]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	4a8e      	ldr	r2, [pc, #568]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800664c:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800664e:	e015      	b.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	3304      	adds	r3, #4
 8006654:	2100      	movs	r1, #0
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fb56 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 800665c:	4603      	mov	r3, r0
 800665e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006660:	e00c      	b.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	3320      	adds	r3, #32
 8006666:	2100      	movs	r1, #0
 8006668:	4618      	mov	r0, r3
 800666a:	f000 fc33 	bl	8006ed4 <RCCEx_PLLSAI2_Config>
 800666e:	4603      	mov	r3, r0
 8006670:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006672:	e003      	b.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	77fb      	strb	r3, [r7, #31]
        break;
 8006678:	e000      	b.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 800667a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800667c:	7ffb      	ldrb	r3, [r7, #31]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10b      	bne.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006682:	4b7f      	ldr	r3, [pc, #508]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006684:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006688:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006690:	497b      	ldr	r1, [pc, #492]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006698:	e001      	b.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800669a:	7ffb      	ldrb	r3, [r7, #31]
 800669c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d047      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b2:	d030      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80066b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b8:	d82a      	bhi.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80066ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066be:	d02a      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80066c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066c4:	d824      	bhi.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80066c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ca:	d008      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80066cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066d0:	d81e      	bhi.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00a      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0xec>
 80066d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066da:	d010      	beq.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80066dc:	e018      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066de:	4b68      	ldr	r3, [pc, #416]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	4a67      	ldr	r2, [pc, #412]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066e8:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80066ea:	e015      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3304      	adds	r3, #4
 80066f0:	2100      	movs	r1, #0
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 fb08 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 80066f8:	4603      	mov	r3, r0
 80066fa:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80066fc:	e00c      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3320      	adds	r3, #32
 8006702:	2100      	movs	r1, #0
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fbe5 	bl	8006ed4 <RCCEx_PLLSAI2_Config>
 800670a:	4603      	mov	r3, r0
 800670c:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 800670e:	e003      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	77fb      	strb	r3, [r7, #31]
        break;
 8006714:	e000      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8006716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006718:	7ffb      	ldrb	r3, [r7, #31]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10b      	bne.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800671e:	4b58      	ldr	r3, [pc, #352]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006720:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006724:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800672c:	4954      	ldr	r1, [pc, #336]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800672e:	4313      	orrs	r3, r2
 8006730:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006734:	e001      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006736:	7ffb      	ldrb	r3, [r7, #31]
 8006738:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 80ab 	beq.w	800689e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006748:	2300      	movs	r3, #0
 800674a:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800674c:	4b4c      	ldr	r3, [pc, #304]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10d      	bne.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006758:	4b49      	ldr	r3, [pc, #292]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800675a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800675c:	4a48      	ldr	r2, [pc, #288]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800675e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006762:	6593      	str	r3, [r2, #88]	@ 0x58
 8006764:	4b46      	ldr	r3, [pc, #280]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800676c:	60fb      	str	r3, [r7, #12]
 800676e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006770:	2301      	movs	r3, #1
 8006772:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006774:	4b43      	ldr	r3, [pc, #268]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a42      	ldr	r2, [pc, #264]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800677a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800677e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006780:	f7fb ff2a 	bl	80025d8 <HAL_GetTick>
 8006784:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006786:	e00f      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006788:	f7fb ff26 	bl	80025d8 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d908      	bls.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006796:	4b3b      	ldr	r3, [pc, #236]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d109      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	77fb      	strb	r3, [r7, #31]
        }
        break;
 80067a6:	e006      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067a8:	4b36      	ldr	r3, [pc, #216]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0e9      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x188>
 80067b4:	e000      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 80067b6:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 80067b8:	7ffb      	ldrb	r3, [r7, #31]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d164      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80067be:	4b30      	ldr	r3, [pc, #192]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067c8:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01f      	beq.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d019      	beq.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80067dc:	4b28      	ldr	r3, [pc, #160]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067e6:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80067e8:	4b25      	ldr	r3, [pc, #148]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ee:	4a24      	ldr	r2, [pc, #144]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80067f8:	4b21      	ldr	r3, [pc, #132]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067fe:	4a20      	ldr	r2, [pc, #128]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006808:	4a1d      	ldr	r2, [pc, #116]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b00      	cmp	r3, #0
 8006818:	d01f      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800681a:	f7fb fedd 	bl	80025d8 <HAL_GetTick>
 800681e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006820:	e012      	b.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006822:	f7fb fed9 	bl	80025d8 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006830:	4293      	cmp	r3, r2
 8006832:	d909      	bls.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006834:	4b12      	ldr	r3, [pc, #72]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10a      	bne.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8006846:	e007      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006848:	4b0d      	ldr	r3, [pc, #52]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800684a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684e:	f003 0302 	and.w	r3, r3, #2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d0e5      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006856:	e000      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8006858:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 800685a:	7ffb      	ldrb	r3, [r7, #31]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10c      	bne.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006860:	4b07      	ldr	r3, [pc, #28]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006866:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006870:	4903      	ldr	r1, [pc, #12]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006872:	4313      	orrs	r3, r2
 8006874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006878:	e008      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800687a:	7ffb      	ldrb	r3, [r7, #31]
 800687c:	77bb      	strb	r3, [r7, #30]
 800687e:	e005      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8006880:	40021000 	.word	0x40021000
 8006884:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006888:	7ffb      	ldrb	r3, [r7, #31]
 800688a:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800688c:	7dfb      	ldrb	r3, [r7, #23]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d105      	bne.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006892:	4b9c      	ldr	r3, [pc, #624]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006896:	4a9b      	ldr	r2, [pc, #620]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800689c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00a      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068aa:	4b96      	ldr	r3, [pc, #600]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b0:	f023 0203 	bic.w	r2, r3, #3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b8:	4992      	ldr	r1, [pc, #584]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068cc:	4b8d      	ldr	r3, [pc, #564]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d2:	f023 020c 	bic.w	r2, r3, #12
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068da:	498a      	ldr	r1, [pc, #552]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0304 	and.w	r3, r3, #4
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00a      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80068ee:	4b85      	ldr	r3, [pc, #532]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fc:	4981      	ldr	r1, [pc, #516]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0308 	and.w	r3, r3, #8
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00a      	beq.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006910:	4b7c      	ldr	r3, [pc, #496]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006916:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691e:	4979      	ldr	r1, [pc, #484]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006920:	4313      	orrs	r3, r2
 8006922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0310 	and.w	r3, r3, #16
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006932:	4b74      	ldr	r3, [pc, #464]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006938:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006940:	4970      	ldr	r1, [pc, #448]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006942:	4313      	orrs	r3, r2
 8006944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00a      	beq.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006954:	4b6b      	ldr	r3, [pc, #428]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800695a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006962:	4968      	ldr	r1, [pc, #416]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006964:	4313      	orrs	r3, r2
 8006966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00a      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006976:	4b63      	ldr	r3, [pc, #396]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800697c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006984:	495f      	ldr	r1, [pc, #380]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006986:	4313      	orrs	r3, r2
 8006988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006994:	2b00      	cmp	r3, #0
 8006996:	d00a      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006998:	4b5a      	ldr	r3, [pc, #360]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800699a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800699e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a6:	4957      	ldr	r1, [pc, #348]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80069a8:	4313      	orrs	r3, r2
 80069aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80069ba:	4b52      	ldr	r3, [pc, #328]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80069bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069c8:	494e      	ldr	r1, [pc, #312]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d031      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069e4:	d00e      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80069e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069ea:	d814      	bhi.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d015      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80069f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069f4:	d10f      	bne.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069f6:	4b43      	ldr	r3, [pc, #268]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	4a42      	ldr	r2, [pc, #264]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80069fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a00:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006a02:	e00c      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	3304      	adds	r3, #4
 8006a08:	2100      	movs	r1, #0
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 f97c 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 8006a10:	4603      	mov	r3, r0
 8006a12:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006a14:	e003      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	77fb      	strb	r3, [r7, #31]
        break;
 8006a1a:	e000      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8006a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a1e:	7ffb      	ldrb	r3, [r7, #31]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10b      	bne.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a24:	4b37      	ldr	r3, [pc, #220]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a32:	4934      	ldr	r1, [pc, #208]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a34:	4313      	orrs	r3, r2
 8006a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006a3a:	e001      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a3c:	7ffb      	ldrb	r3, [r7, #31]
 8006a3e:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a52:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a5a:	492a      	ldr	r1, [pc, #168]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a6e:	4b25      	ldr	r3, [pc, #148]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a7c:	4921      	ldr	r1, [pc, #132]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a90:	4b1c      	ldr	r3, [pc, #112]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a9e:	4919      	ldr	r1, [pc, #100]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ab2:	4b14      	ldr	r3, [pc, #80]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006ab4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ab8:	f023 0203 	bic.w	r2, r3, #3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac0:	4910      	ldr	r1, [pc, #64]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d02b      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ada:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae2:	4908      	ldr	r1, [pc, #32]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006af2:	d109      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006af4:	4b03      	ldr	r3, [pc, #12]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	4a02      	ldr	r2, [pc, #8]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006afa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006afe:	60d3      	str	r3, [r2, #12]
 8006b00:	e014      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006b02:	bf00      	nop
 8006b04:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b10:	d10c      	bne.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3304      	adds	r3, #4
 8006b16:	2101      	movs	r1, #1
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 f8f5 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8006b22:	7ffb      	ldrb	r3, [r7, #31]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d001      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8006b28:	7ffb      	ldrb	r3, [r7, #31]
 8006b2a:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d04a      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b40:	d108      	bne.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8006b42:	4b70      	ldr	r3, [pc, #448]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b48:	4a6e      	ldr	r2, [pc, #440]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b4e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006b52:	e012      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006b54:	4b6b      	ldr	r3, [pc, #428]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b62:	4968      	ldr	r1, [pc, #416]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b64:	4313      	orrs	r3, r2
 8006b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006b6a:	4b66      	ldr	r3, [pc, #408]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b70:	4a64      	ldr	r2, [pc, #400]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006b72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b76:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b82:	d10d      	bne.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	3304      	adds	r3, #4
 8006b88:	2101      	movs	r1, #1
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f000 f8bc 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 8006b90:	4603      	mov	r3, r0
 8006b92:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006b94:	7ffb      	ldrb	r3, [r7, #31]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d019      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8006b9a:	7ffb      	ldrb	r3, [r7, #31]
 8006b9c:	77bb      	strb	r3, [r7, #30]
 8006b9e:	e016      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ba4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ba8:	d106      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006baa:	4b56      	ldr	r3, [pc, #344]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	4a55      	ldr	r2, [pc, #340]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bb4:	60d3      	str	r3, [r2, #12]
 8006bb6:	e00a      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006bbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bc0:	d105      	bne.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006bc2:	4b50      	ldr	r3, [pc, #320]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	4a4f      	ldr	r2, [pc, #316]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bcc:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d028      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006bda:	4b4a      	ldr	r3, [pc, #296]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006be8:	4946      	ldr	r1, [pc, #280]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bf8:	d106      	bne.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bfa:	4b42      	ldr	r3, [pc, #264]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	4a41      	ldr	r2, [pc, #260]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006c00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c04:	60d3      	str	r3, [r2, #12]
 8006c06:	e011      	b.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c10:	d10c      	bne.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	3304      	adds	r3, #4
 8006c16:	2101      	movs	r1, #1
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f000 f875 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006c22:	7ffb      	ldrb	r3, [r7, #31]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d001      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8006c28:	7ffb      	ldrb	r3, [r7, #31]
 8006c2a:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01e      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c38:	4b32      	ldr	r3, [pc, #200]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c48:	492e      	ldr	r1, [pc, #184]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c5a:	d10c      	bne.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	3304      	adds	r3, #4
 8006c60:	2102      	movs	r1, #2
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 f850 	bl	8006d08 <RCCEx_PLLSAI1_Config>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006c6c:	7ffb      	ldrb	r3, [r7, #31]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8006c72:	7ffb      	ldrb	r3, [r7, #31]
 8006c74:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00b      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c82:	4b20      	ldr	r3, [pc, #128]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006c84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c88:	f023 0204 	bic.w	r2, r3, #4
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c92:	491c      	ldr	r1, [pc, #112]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00b      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006ca6:	4b17      	ldr	r3, [pc, #92]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006ca8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cac:	f023 0218 	bic.w	r2, r3, #24
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb6:	4913      	ldr	r1, [pc, #76]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d017      	beq.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006cca:	4b0e      	ldr	r3, [pc, #56]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cd0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cda:	490a      	ldr	r1, [pc, #40]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ce8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cec:	d105      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cee:	4b05      	ldr	r3, [pc, #20]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	4a04      	ldr	r2, [pc, #16]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006cf4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cf8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006cfa:	7fbb      	ldrb	r3, [r7, #30]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3720      	adds	r7, #32
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	40021000 	.word	0x40021000

08006d08 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b03      	cmp	r3, #3
 8006d1c:	d018      	beq.n	8006d50 <RCCEx_PLLSAI1_Config+0x48>
 8006d1e:	2b03      	cmp	r3, #3
 8006d20:	d81f      	bhi.n	8006d62 <RCCEx_PLLSAI1_Config+0x5a>
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d002      	beq.n	8006d2c <RCCEx_PLLSAI1_Config+0x24>
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d009      	beq.n	8006d3e <RCCEx_PLLSAI1_Config+0x36>
 8006d2a:	e01a      	b.n	8006d62 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d2c:	4b65      	ldr	r3, [pc, #404]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d117      	bne.n	8006d68 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d3c:	e014      	b.n	8006d68 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d3e:	4b61      	ldr	r3, [pc, #388]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d110      	bne.n	8006d6c <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d4e:	e00d      	b.n	8006d6c <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8006d50:	4b5c      	ldr	r3, [pc, #368]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d109      	bne.n	8006d70 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d60:	e006      	b.n	8006d70 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	73fb      	strb	r3, [r7, #15]
      break;
 8006d66:	e004      	b.n	8006d72 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8006d68:	bf00      	nop
 8006d6a:	e002      	b.n	8006d72 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8006d6c:	bf00      	nop
 8006d6e:	e000      	b.n	8006d72 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8006d70:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d72:	7bfb      	ldrb	r3, [r7, #15]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f040 809f 	bne.w	8006eb8 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006d7a:	4b52      	ldr	r3, [pc, #328]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a51      	ldr	r2, [pc, #324]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d80:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d86:	f7fb fc27 	bl	80025d8 <HAL_GetTick>
 8006d8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006d8c:	e00f      	b.n	8006dae <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006d8e:	f7fb fc23 	bl	80025d8 <HAL_GetTick>
 8006d92:	4602      	mov	r2, r0
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	1ad3      	subs	r3, r2, r3
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d908      	bls.n	8006dae <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006d9c:	4b49      	ldr	r3, [pc, #292]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d009      	beq.n	8006dbc <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006dac:	e006      	b.n	8006dbc <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006dae:	4b45      	ldr	r3, [pc, #276]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1e9      	bne.n	8006d8e <RCCEx_PLLSAI1_Config+0x86>
 8006dba:	e000      	b.n	8006dbe <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8006dbc:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8006dbe:	7bfb      	ldrb	r3, [r7, #15]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d179      	bne.n	8006eb8 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d116      	bne.n	8006df8 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006dca:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006dcc:	691a      	ldr	r2, [r3, #16]
 8006dce:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec8 <RCCEx_PLLSAI1_Config+0x1c0>)
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	6892      	ldr	r2, [r2, #8]
 8006dd6:	0211      	lsls	r1, r2, #8
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	68d2      	ldr	r2, [r2, #12]
 8006ddc:	06d2      	lsls	r2, r2, #27
 8006dde:	4311      	orrs	r1, r2
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6852      	ldr	r2, [r2, #4]
 8006de4:	3a01      	subs	r2, #1
 8006de6:	0112      	lsls	r2, r2, #4
 8006de8:	4311      	orrs	r1, r2
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	4934      	ldr	r1, [pc, #208]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	610b      	str	r3, [r1, #16]
 8006df6:	e033      	b.n	8006e60 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d118      	bne.n	8006e30 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006dfe:	4b31      	ldr	r3, [pc, #196]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e00:	691a      	ldr	r2, [r3, #16]
 8006e02:	4b32      	ldr	r3, [pc, #200]	@ (8006ecc <RCCEx_PLLSAI1_Config+0x1c4>)
 8006e04:	4013      	ands	r3, r2
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	6892      	ldr	r2, [r2, #8]
 8006e0a:	0211      	lsls	r1, r2, #8
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6912      	ldr	r2, [r2, #16]
 8006e10:	0852      	lsrs	r2, r2, #1
 8006e12:	3a01      	subs	r2, #1
 8006e14:	0552      	lsls	r2, r2, #21
 8006e16:	4311      	orrs	r1, r2
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	6852      	ldr	r2, [r2, #4]
 8006e1c:	3a01      	subs	r2, #1
 8006e1e:	0112      	lsls	r2, r2, #4
 8006e20:	4311      	orrs	r1, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	6812      	ldr	r2, [r2, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	4926      	ldr	r1, [pc, #152]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	610b      	str	r3, [r1, #16]
 8006e2e:	e017      	b.n	8006e60 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e30:	4b24      	ldr	r3, [pc, #144]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e32:	691a      	ldr	r2, [r3, #16]
 8006e34:	4b26      	ldr	r3, [pc, #152]	@ (8006ed0 <RCCEx_PLLSAI1_Config+0x1c8>)
 8006e36:	4013      	ands	r3, r2
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	6892      	ldr	r2, [r2, #8]
 8006e3c:	0211      	lsls	r1, r2, #8
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	6952      	ldr	r2, [r2, #20]
 8006e42:	0852      	lsrs	r2, r2, #1
 8006e44:	3a01      	subs	r2, #1
 8006e46:	0652      	lsls	r2, r2, #25
 8006e48:	4311      	orrs	r1, r2
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6852      	ldr	r2, [r2, #4]
 8006e4e:	3a01      	subs	r2, #1
 8006e50:	0112      	lsls	r2, r2, #4
 8006e52:	4311      	orrs	r1, r2
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6812      	ldr	r2, [r2, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	491a      	ldr	r1, [pc, #104]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006e60:	4b18      	ldr	r3, [pc, #96]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a17      	ldr	r2, [pc, #92]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e6c:	f7fb fbb4 	bl	80025d8 <HAL_GetTick>
 8006e70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006e72:	e00f      	b.n	8006e94 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e74:	f7fb fbb0 	bl	80025d8 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	d908      	bls.n	8006e94 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006e82:	4b10      	ldr	r3, [pc, #64]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d109      	bne.n	8006ea2 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8006e92:	e006      	b.n	8006ea2 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006e94:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0e9      	beq.n	8006e74 <RCCEx_PLLSAI1_Config+0x16c>
 8006ea0:	e000      	b.n	8006ea4 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8006ea2:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8006ea4:	7bfb      	ldrb	r3, [r7, #15]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8006eaa:	4b06      	ldr	r3, [pc, #24]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006eac:	691a      	ldr	r2, [r3, #16]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	4904      	ldr	r1, [pc, #16]	@ (8006ec4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	07ff800c 	.word	0x07ff800c
 8006ecc:	ff9f800c 	.word	0xff9f800c
 8006ed0:	f9ff800c 	.word	0xf9ff800c

08006ed4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d018      	beq.n	8006f1c <RCCEx_PLLSAI2_Config+0x48>
 8006eea:	2b03      	cmp	r3, #3
 8006eec:	d81f      	bhi.n	8006f2e <RCCEx_PLLSAI2_Config+0x5a>
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d002      	beq.n	8006ef8 <RCCEx_PLLSAI2_Config+0x24>
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d009      	beq.n	8006f0a <RCCEx_PLLSAI2_Config+0x36>
 8006ef6:	e01a      	b.n	8006f2e <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006ef8:	4b4a      	ldr	r3, [pc, #296]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0302 	and.w	r3, r3, #2
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d117      	bne.n	8006f34 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f08:	e014      	b.n	8006f34 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006f0a:	4b46      	ldr	r3, [pc, #280]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d110      	bne.n	8006f38 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f1a:	e00d      	b.n	8006f38 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8006f1c:	4b41      	ldr	r3, [pc, #260]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d109      	bne.n	8006f3c <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f2c:	e006      	b.n	8006f3c <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	73fb      	strb	r3, [r7, #15]
      break;
 8006f32:	e004      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8006f34:	bf00      	nop
 8006f36:	e002      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8006f38:	bf00      	nop
 8006f3a:	e000      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8006f3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006f3e:	7bfb      	ldrb	r3, [r7, #15]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d169      	bne.n	8007018 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006f44:	4b37      	ldr	r3, [pc, #220]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a36      	ldr	r2, [pc, #216]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f50:	f7fb fb42 	bl	80025d8 <HAL_GetTick>
 8006f54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006f56:	e00f      	b.n	8006f78 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006f58:	f7fb fb3e 	bl	80025d8 <HAL_GetTick>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	2b02      	cmp	r3, #2
 8006f64:	d908      	bls.n	8006f78 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006f66:	4b2f      	ldr	r3, [pc, #188]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d009      	beq.n	8006f86 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006f76:	e006      	b.n	8006f86 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006f78:	4b2a      	ldr	r3, [pc, #168]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e9      	bne.n	8006f58 <RCCEx_PLLSAI2_Config+0x84>
 8006f84:	e000      	b.n	8006f88 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8006f86:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d144      	bne.n	8007018 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d115      	bne.n	8006fc0 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006f94:	4b23      	ldr	r3, [pc, #140]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006f96:	695a      	ldr	r2, [r3, #20]
 8006f98:	4b23      	ldr	r3, [pc, #140]	@ (8007028 <RCCEx_PLLSAI2_Config+0x154>)
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	6892      	ldr	r2, [r2, #8]
 8006fa0:	0211      	lsls	r1, r2, #8
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	68d2      	ldr	r2, [r2, #12]
 8006fa6:	06d2      	lsls	r2, r2, #27
 8006fa8:	4311      	orrs	r1, r2
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	6852      	ldr	r2, [r2, #4]
 8006fae:	3a01      	subs	r2, #1
 8006fb0:	0112      	lsls	r2, r2, #4
 8006fb2:	4311      	orrs	r1, r2
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	6812      	ldr	r2, [r2, #0]
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	491a      	ldr	r1, [pc, #104]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006fc0:	4b18      	ldr	r3, [pc, #96]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a17      	ldr	r2, [pc, #92]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fcc:	f7fb fb04 	bl	80025d8 <HAL_GetTick>
 8006fd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006fd2:	e00f      	b.n	8006ff4 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006fd4:	f7fb fb00 	bl	80025d8 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d908      	bls.n	8006ff4 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006fe2:	4b10      	ldr	r3, [pc, #64]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d109      	bne.n	8007002 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8006ff2:	e006      	b.n	8007002 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d0e9      	beq.n	8006fd4 <RCCEx_PLLSAI2_Config+0x100>
 8007000:	e000      	b.n	8007004 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8007002:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8007004:	7bfb      	ldrb	r3, [r7, #15]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d106      	bne.n	8007018 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 800700a:	4b06      	ldr	r3, [pc, #24]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 800700c:	695a      	ldr	r2, [r3, #20]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	4904      	ldr	r1, [pc, #16]	@ (8007024 <RCCEx_PLLSAI2_Config+0x150>)
 8007014:	4313      	orrs	r3, r2
 8007016:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007018:	7bfb      	ldrb	r3, [r7, #15]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	40021000 	.word	0x40021000
 8007028:	07ff800c 	.word	0x07ff800c

0800702c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e049      	b.n	80070d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fa fd3c 	bl	8001ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3304      	adds	r3, #4
 8007068:	4619      	mov	r1, r3
 800706a:	4610      	mov	r0, r2
 800706c:	f000 fb06 	bl	800767c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3708      	adds	r7, #8
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d001      	beq.n	80070f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e047      	b.n	8007184 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a23      	ldr	r2, [pc, #140]	@ (8007190 <HAL_TIM_Base_Start+0xb4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d01d      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800710e:	d018      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a1f      	ldr	r2, [pc, #124]	@ (8007194 <HAL_TIM_Base_Start+0xb8>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d013      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a1e      	ldr	r2, [pc, #120]	@ (8007198 <HAL_TIM_Base_Start+0xbc>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d00e      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a1c      	ldr	r2, [pc, #112]	@ (800719c <HAL_TIM_Base_Start+0xc0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d009      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a1b      	ldr	r2, [pc, #108]	@ (80071a0 <HAL_TIM_Base_Start+0xc4>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d004      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a19      	ldr	r2, [pc, #100]	@ (80071a4 <HAL_TIM_Base_Start+0xc8>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d115      	bne.n	800716e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	4b17      	ldr	r3, [pc, #92]	@ (80071a8 <HAL_TIM_Base_Start+0xcc>)
 800714a:	4013      	ands	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b06      	cmp	r3, #6
 8007152:	d015      	beq.n	8007180 <HAL_TIM_Base_Start+0xa4>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800715a:	d011      	beq.n	8007180 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f042 0201 	orr.w	r2, r2, #1
 800716a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800716c:	e008      	b.n	8007180 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	e000      	b.n	8007182 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007180:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3714      	adds	r7, #20
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	40012c00 	.word	0x40012c00
 8007194:	40000400 	.word	0x40000400
 8007198:	40000800 	.word	0x40000800
 800719c:	40000c00 	.word	0x40000c00
 80071a0:	40013400 	.word	0x40013400
 80071a4:	40014000 	.word	0x40014000
 80071a8:	00010007 	.word	0x00010007

080071ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d001      	beq.n	80071c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e04f      	b.n	8007264 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0201 	orr.w	r2, r2, #1
 80071da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a23      	ldr	r2, [pc, #140]	@ (8007270 <HAL_TIM_Base_Start_IT+0xc4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d01d      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ee:	d018      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007274 <HAL_TIM_Base_Start_IT+0xc8>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d013      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007278 <HAL_TIM_Base_Start_IT+0xcc>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d00e      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a1c      	ldr	r2, [pc, #112]	@ (800727c <HAL_TIM_Base_Start_IT+0xd0>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d009      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a1b      	ldr	r2, [pc, #108]	@ (8007280 <HAL_TIM_Base_Start_IT+0xd4>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d004      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a19      	ldr	r2, [pc, #100]	@ (8007284 <HAL_TIM_Base_Start_IT+0xd8>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d115      	bne.n	800724e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689a      	ldr	r2, [r3, #8]
 8007228:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <HAL_TIM_Base_Start_IT+0xdc>)
 800722a:	4013      	ands	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2b06      	cmp	r3, #6
 8007232:	d015      	beq.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800723a:	d011      	beq.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800724c:	e008      	b.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f042 0201 	orr.w	r2, r2, #1
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	e000      	b.n	8007262 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007260:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40012c00 	.word	0x40012c00
 8007274:	40000400 	.word	0x40000400
 8007278:	40000800 	.word	0x40000800
 800727c:	40000c00 	.word	0x40000c00
 8007280:	40013400 	.word	0x40013400
 8007284:	40014000 	.word	0x40014000
 8007288:	00010007 	.word	0x00010007

0800728c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d020      	beq.n	80072f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d01b      	beq.n	80072f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f06f 0202 	mvn.w	r2, #2
 80072c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	f003 0303 	and.w	r3, r3, #3
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f9b2 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 80072dc:	e005      	b.n	80072ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f9a4 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f000 f9b5 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d020      	beq.n	800733c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f003 0304 	and.w	r3, r3, #4
 8007300:	2b00      	cmp	r3, #0
 8007302:	d01b      	beq.n	800733c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f06f 0204 	mvn.w	r2, #4
 800730c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2202      	movs	r2, #2
 8007312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800731e:	2b00      	cmp	r3, #0
 8007320:	d003      	beq.n	800732a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f98c 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 8007328:	e005      	b.n	8007336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f97e 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 f98f 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f003 0308 	and.w	r3, r3, #8
 8007342:	2b00      	cmp	r3, #0
 8007344:	d020      	beq.n	8007388 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f003 0308 	and.w	r3, r3, #8
 800734c:	2b00      	cmp	r3, #0
 800734e:	d01b      	beq.n	8007388 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f06f 0208 	mvn.w	r2, #8
 8007358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2204      	movs	r2, #4
 800735e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	69db      	ldr	r3, [r3, #28]
 8007366:	f003 0303 	and.w	r3, r3, #3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d003      	beq.n	8007376 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f966 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 8007374:	e005      	b.n	8007382 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f958 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 f969 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f003 0310 	and.w	r3, r3, #16
 800738e:	2b00      	cmp	r3, #0
 8007390:	d020      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f003 0310 	and.w	r3, r3, #16
 8007398:	2b00      	cmp	r3, #0
 800739a:	d01b      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f06f 0210 	mvn.w	r2, #16
 80073a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2208      	movs	r2, #8
 80073aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	69db      	ldr	r3, [r3, #28]
 80073b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f940 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 80073c0:	e005      	b.n	80073ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f932 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 f943 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00c      	beq.n	80073f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d007      	beq.n	80073f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f06f 0201 	mvn.w	r2, #1
 80073f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7fa f8b4 	bl	8001560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d104      	bne.n	800740c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00c      	beq.n	8007426 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007412:	2b00      	cmp	r3, #0
 8007414:	d007      	beq.n	8007426 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800741e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 faff 	bl	8007a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00c      	beq.n	800744a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007436:	2b00      	cmp	r3, #0
 8007438:	d007      	beq.n	800744a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 faf7 	bl	8007a38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00c      	beq.n	800746e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	d007      	beq.n	800746e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f8fd 	bl	8007668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f003 0320 	and.w	r3, r3, #32
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00c      	beq.n	8007492 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f003 0320 	and.w	r3, r3, #32
 800747e:	2b00      	cmp	r3, #0
 8007480:	d007      	beq.n	8007492 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f06f 0220 	mvn.w	r2, #32
 800748a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 fabf 	bl	8007a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007492:	bf00      	nop
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074a4:	2300      	movs	r3, #0
 80074a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_TIM_ConfigClockSource+0x1c>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e0b6      	b.n	8007624 <HAL_TIM_ConfigClockSource+0x18a>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2202      	movs	r2, #2
 80074c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80074d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f2:	d03e      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0xd8>
 80074f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f8:	f200 8087 	bhi.w	800760a <HAL_TIM_ConfigClockSource+0x170>
 80074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007500:	f000 8086 	beq.w	8007610 <HAL_TIM_ConfigClockSource+0x176>
 8007504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007508:	d87f      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 800750a:	2b70      	cmp	r3, #112	@ 0x70
 800750c:	d01a      	beq.n	8007544 <HAL_TIM_ConfigClockSource+0xaa>
 800750e:	2b70      	cmp	r3, #112	@ 0x70
 8007510:	d87b      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 8007512:	2b60      	cmp	r3, #96	@ 0x60
 8007514:	d050      	beq.n	80075b8 <HAL_TIM_ConfigClockSource+0x11e>
 8007516:	2b60      	cmp	r3, #96	@ 0x60
 8007518:	d877      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 800751a:	2b50      	cmp	r3, #80	@ 0x50
 800751c:	d03c      	beq.n	8007598 <HAL_TIM_ConfigClockSource+0xfe>
 800751e:	2b50      	cmp	r3, #80	@ 0x50
 8007520:	d873      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 8007522:	2b40      	cmp	r3, #64	@ 0x40
 8007524:	d058      	beq.n	80075d8 <HAL_TIM_ConfigClockSource+0x13e>
 8007526:	2b40      	cmp	r3, #64	@ 0x40
 8007528:	d86f      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 800752a:	2b30      	cmp	r3, #48	@ 0x30
 800752c:	d064      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15e>
 800752e:	2b30      	cmp	r3, #48	@ 0x30
 8007530:	d86b      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 8007532:	2b20      	cmp	r3, #32
 8007534:	d060      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15e>
 8007536:	2b20      	cmp	r3, #32
 8007538:	d867      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x170>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d05c      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15e>
 800753e:	2b10      	cmp	r3, #16
 8007540:	d05a      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15e>
 8007542:	e062      	b.n	800760a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007554:	f000 f9b4 	bl	80078c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007566:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	609a      	str	r2, [r3, #8]
      break;
 8007570:	e04f      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007582:	f000 f99d 	bl	80078c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007594:	609a      	str	r2, [r3, #8]
      break;
 8007596:	e03c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075a4:	461a      	mov	r2, r3
 80075a6:	f000 f90f 	bl	80077c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2150      	movs	r1, #80	@ 0x50
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 f968 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075b6:	e02c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075c4:	461a      	mov	r2, r3
 80075c6:	f000 f92e 	bl	8007826 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2160      	movs	r1, #96	@ 0x60
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 f958 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075d6:	e01c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e4:	461a      	mov	r2, r3
 80075e6:	f000 f8ef 	bl	80077c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2140      	movs	r1, #64	@ 0x40
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 f948 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075f6:	e00c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4619      	mov	r1, r3
 8007602:	4610      	mov	r0, r2
 8007604:	f000 f93f 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 8007608:	e003      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	73fb      	strb	r3, [r7, #15]
      break;
 800760e:	e000      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007610:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a46      	ldr	r2, [pc, #280]	@ (80077a8 <TIM_Base_SetConfig+0x12c>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d013      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769a:	d00f      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a43      	ldr	r2, [pc, #268]	@ (80077ac <TIM_Base_SetConfig+0x130>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d00b      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a42      	ldr	r2, [pc, #264]	@ (80077b0 <TIM_Base_SetConfig+0x134>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d007      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a41      	ldr	r2, [pc, #260]	@ (80077b4 <TIM_Base_SetConfig+0x138>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d003      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a40      	ldr	r2, [pc, #256]	@ (80077b8 <TIM_Base_SetConfig+0x13c>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d108      	bne.n	80076ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a35      	ldr	r2, [pc, #212]	@ (80077a8 <TIM_Base_SetConfig+0x12c>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d01f      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076dc:	d01b      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a32      	ldr	r2, [pc, #200]	@ (80077ac <TIM_Base_SetConfig+0x130>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d017      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a31      	ldr	r2, [pc, #196]	@ (80077b0 <TIM_Base_SetConfig+0x134>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d013      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a30      	ldr	r2, [pc, #192]	@ (80077b4 <TIM_Base_SetConfig+0x138>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00f      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a2f      	ldr	r2, [pc, #188]	@ (80077b8 <TIM_Base_SetConfig+0x13c>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d00b      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a2e      	ldr	r2, [pc, #184]	@ (80077bc <TIM_Base_SetConfig+0x140>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d007      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a2d      	ldr	r2, [pc, #180]	@ (80077c0 <TIM_Base_SetConfig+0x144>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d003      	beq.n	8007716 <TIM_Base_SetConfig+0x9a>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a2c      	ldr	r2, [pc, #176]	@ (80077c4 <TIM_Base_SetConfig+0x148>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d108      	bne.n	8007728 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800771c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	68fa      	ldr	r2, [r7, #12]
 8007724:	4313      	orrs	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689a      	ldr	r2, [r3, #8]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	681a      	ldr	r2, [r3, #0]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a16      	ldr	r2, [pc, #88]	@ (80077a8 <TIM_Base_SetConfig+0x12c>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d00f      	beq.n	8007774 <TIM_Base_SetConfig+0xf8>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a18      	ldr	r2, [pc, #96]	@ (80077b8 <TIM_Base_SetConfig+0x13c>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d00b      	beq.n	8007774 <TIM_Base_SetConfig+0xf8>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a17      	ldr	r2, [pc, #92]	@ (80077bc <TIM_Base_SetConfig+0x140>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d007      	beq.n	8007774 <TIM_Base_SetConfig+0xf8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a16      	ldr	r2, [pc, #88]	@ (80077c0 <TIM_Base_SetConfig+0x144>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d003      	beq.n	8007774 <TIM_Base_SetConfig+0xf8>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a15      	ldr	r2, [pc, #84]	@ (80077c4 <TIM_Base_SetConfig+0x148>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d103      	bne.n	800777c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	691a      	ldr	r2, [r3, #16]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b01      	cmp	r3, #1
 800778c:	d105      	bne.n	800779a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f023 0201 	bic.w	r2, r3, #1
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	611a      	str	r2, [r3, #16]
  }
}
 800779a:	bf00      	nop
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	40012c00 	.word	0x40012c00
 80077ac:	40000400 	.word	0x40000400
 80077b0:	40000800 	.word	0x40000800
 80077b4:	40000c00 	.word	0x40000c00
 80077b8:	40013400 	.word	0x40013400
 80077bc:	40014000 	.word	0x40014000
 80077c0:	40014400 	.word	0x40014400
 80077c4:	40014800 	.word	0x40014800

080077c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	f023 0201 	bic.w	r2, r3, #1
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	011b      	lsls	r3, r3, #4
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 030a 	bic.w	r3, r3, #10
 8007804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	621a      	str	r2, [r3, #32]
}
 800781a:	bf00      	nop
 800781c:	371c      	adds	r7, #28
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr

08007826 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007826:	b480      	push	{r7}
 8007828:	b087      	sub	sp, #28
 800782a:	af00      	add	r7, sp, #0
 800782c:	60f8      	str	r0, [r7, #12]
 800782e:	60b9      	str	r1, [r7, #8]
 8007830:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	f023 0210 	bic.w	r2, r3, #16
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007850:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	031b      	lsls	r3, r3, #12
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	4313      	orrs	r3, r2
 800785a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007862:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	011b      	lsls	r3, r3, #4
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	4313      	orrs	r3, r2
 800786c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	621a      	str	r2, [r3, #32]
}
 800787a:	bf00      	nop
 800787c:	371c      	adds	r7, #28
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007886:	b480      	push	{r7}
 8007888:	b085      	sub	sp, #20
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
 800788e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800789c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	f043 0307 	orr.w	r3, r3, #7
 80078ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	609a      	str	r2, [r3, #8]
}
 80078b4:	bf00      	nop
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b087      	sub	sp, #28
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	607a      	str	r2, [r7, #4]
 80078cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	021a      	lsls	r2, r3, #8
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	431a      	orrs	r2, r3
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	609a      	str	r2, [r3, #8]
}
 80078f4:	bf00      	nop
 80078f6:	371c      	adds	r7, #28
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007910:	2b01      	cmp	r3, #1
 8007912:	d101      	bne.n	8007918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007914:	2302      	movs	r3, #2
 8007916:	e068      	b.n	80079ea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2202      	movs	r2, #2
 8007924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a2e      	ldr	r2, [pc, #184]	@ (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d004      	beq.n	800794c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a2d      	ldr	r2, [pc, #180]	@ (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d108      	bne.n	800795e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007952:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	4313      	orrs	r3, r2
 800795c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007964:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	4313      	orrs	r3, r2
 800796e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68fa      	ldr	r2, [r7, #12]
 8007976:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a1e      	ldr	r2, [pc, #120]	@ (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d01d      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800798a:	d018      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a1b      	ldr	r2, [pc, #108]	@ (8007a00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d013      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a1a      	ldr	r2, [pc, #104]	@ (8007a04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d00e      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a18      	ldr	r2, [pc, #96]	@ (8007a08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d009      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a13      	ldr	r2, [pc, #76]	@ (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d004      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a14      	ldr	r2, [pc, #80]	@ (8007a0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d10c      	bne.n	80079d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	40012c00 	.word	0x40012c00
 80079fc:	40013400 	.word	0x40013400
 8007a00:	40000400 	.word	0x40000400
 8007a04:	40000800 	.word	0x40000800
 8007a08:	40000c00 	.word	0x40000c00
 8007a0c:	40014000 	.word	0x40014000

08007a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e042      	b.n	8007ae4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d106      	bne.n	8007a76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f83b 	bl	8007aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2224      	movs	r2, #36	@ 0x24
 8007a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 0201 	bic.w	r2, r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d002      	beq.n	8007a9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 fbc0 	bl	800821c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f8bd 	bl	8007c1c <UART_SetConfig>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d101      	bne.n	8007aac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e01b      	b.n	8007ae4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685a      	ldr	r2, [r3, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007aba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689a      	ldr	r2, [r3, #8]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007aca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f042 0201 	orr.w	r2, r2, #1
 8007ada:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fc3f 	bl	8008360 <UART_CheckIdleState>
 8007ae2:	4603      	mov	r3, r0
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08a      	sub	sp, #40	@ 0x28
 8007b04:	af02      	add	r7, sp, #8
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	603b      	str	r3, [r7, #0]
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b16:	2b20      	cmp	r3, #32
 8007b18:	d17b      	bne.n	8007c12 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <HAL_UART_Transmit+0x26>
 8007b20:	88fb      	ldrh	r3, [r7, #6]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e074      	b.n	8007c14 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2221      	movs	r2, #33	@ 0x21
 8007b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b3a:	f7fa fd4d 	bl	80025d8 <HAL_GetTick>
 8007b3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	88fa      	ldrh	r2, [r7, #6]
 8007b44:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	88fa      	ldrh	r2, [r7, #6]
 8007b4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b58:	d108      	bne.n	8007b6c <HAL_UART_Transmit+0x6c>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d104      	bne.n	8007b6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	61bb      	str	r3, [r7, #24]
 8007b6a:	e003      	b.n	8007b74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b70:	2300      	movs	r3, #0
 8007b72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b74:	e030      	b.n	8007bd8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	9300      	str	r3, [sp, #0]
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	2180      	movs	r1, #128	@ 0x80
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 fc97 	bl	80084b4 <UART_WaitOnFlagUntilTimeout>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d005      	beq.n	8007b98 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e03d      	b.n	8007c14 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	3302      	adds	r3, #2
 8007bb2:	61bb      	str	r3, [r7, #24]
 8007bb4:	e007      	b.n	8007bc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	781a      	ldrb	r2, [r3, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1c8      	bne.n	8007b76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	2200      	movs	r2, #0
 8007bec:	2140      	movs	r1, #64	@ 0x40
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f000 fc60 	bl	80084b4 <UART_WaitOnFlagUntilTimeout>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d005      	beq.n	8007c06 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2220      	movs	r2, #32
 8007bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e006      	b.n	8007c14 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2220      	movs	r2, #32
 8007c0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	e000      	b.n	8007c14 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007c12:	2302      	movs	r3, #2
  }
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3720      	adds	r7, #32
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c20:	b08c      	sub	sp, #48	@ 0x30
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c26:	2300      	movs	r3, #0
 8007c28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	431a      	orrs	r2, r3
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	4baa      	ldr	r3, [pc, #680]	@ (8007ef4 <UART_SetConfig+0x2d8>)
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	6812      	ldr	r2, [r2, #0]
 8007c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c54:	430b      	orrs	r3, r1
 8007c56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	430a      	orrs	r2, r1
 8007c6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	699b      	ldr	r3, [r3, #24]
 8007c72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a9f      	ldr	r2, [pc, #636]	@ (8007ef8 <UART_SetConfig+0x2dc>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d004      	beq.n	8007c88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c84:	4313      	orrs	r3, r2
 8007c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007c92:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007c96:	697a      	ldr	r2, [r7, #20]
 8007c98:	6812      	ldr	r2, [r2, #0]
 8007c9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c9c:	430b      	orrs	r3, r1
 8007c9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	f023 010f 	bic.w	r1, r3, #15
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a90      	ldr	r2, [pc, #576]	@ (8007efc <UART_SetConfig+0x2e0>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d125      	bne.n	8007d0c <UART_SetConfig+0xf0>
 8007cc0:	4b8f      	ldr	r3, [pc, #572]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cc6:	f003 0303 	and.w	r3, r3, #3
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d81a      	bhi.n	8007d04 <UART_SetConfig+0xe8>
 8007cce:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd4 <UART_SetConfig+0xb8>)
 8007cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd4:	08007ce5 	.word	0x08007ce5
 8007cd8:	08007cf5 	.word	0x08007cf5
 8007cdc:	08007ced 	.word	0x08007ced
 8007ce0:	08007cfd 	.word	0x08007cfd
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cea:	e116      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007cec:	2302      	movs	r3, #2
 8007cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cf2:	e112      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007cf4:	2304      	movs	r3, #4
 8007cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cfa:	e10e      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007cfc:	2308      	movs	r3, #8
 8007cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d02:	e10a      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d04:	2310      	movs	r3, #16
 8007d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d0a:	e106      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a7c      	ldr	r2, [pc, #496]	@ (8007f04 <UART_SetConfig+0x2e8>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d138      	bne.n	8007d88 <UART_SetConfig+0x16c>
 8007d16:	4b7a      	ldr	r3, [pc, #488]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d1c:	f003 030c 	and.w	r3, r3, #12
 8007d20:	2b0c      	cmp	r3, #12
 8007d22:	d82d      	bhi.n	8007d80 <UART_SetConfig+0x164>
 8007d24:	a201      	add	r2, pc, #4	@ (adr r2, 8007d2c <UART_SetConfig+0x110>)
 8007d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2a:	bf00      	nop
 8007d2c:	08007d61 	.word	0x08007d61
 8007d30:	08007d81 	.word	0x08007d81
 8007d34:	08007d81 	.word	0x08007d81
 8007d38:	08007d81 	.word	0x08007d81
 8007d3c:	08007d71 	.word	0x08007d71
 8007d40:	08007d81 	.word	0x08007d81
 8007d44:	08007d81 	.word	0x08007d81
 8007d48:	08007d81 	.word	0x08007d81
 8007d4c:	08007d69 	.word	0x08007d69
 8007d50:	08007d81 	.word	0x08007d81
 8007d54:	08007d81 	.word	0x08007d81
 8007d58:	08007d81 	.word	0x08007d81
 8007d5c:	08007d79 	.word	0x08007d79
 8007d60:	2300      	movs	r3, #0
 8007d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d66:	e0d8      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d68:	2302      	movs	r3, #2
 8007d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d6e:	e0d4      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d70:	2304      	movs	r3, #4
 8007d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d76:	e0d0      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d78:	2308      	movs	r3, #8
 8007d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d7e:	e0cc      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d80:	2310      	movs	r3, #16
 8007d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d86:	e0c8      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a5e      	ldr	r2, [pc, #376]	@ (8007f08 <UART_SetConfig+0x2ec>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d125      	bne.n	8007dde <UART_SetConfig+0x1c2>
 8007d92:	4b5b      	ldr	r3, [pc, #364]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007d9c:	2b30      	cmp	r3, #48	@ 0x30
 8007d9e:	d016      	beq.n	8007dce <UART_SetConfig+0x1b2>
 8007da0:	2b30      	cmp	r3, #48	@ 0x30
 8007da2:	d818      	bhi.n	8007dd6 <UART_SetConfig+0x1ba>
 8007da4:	2b20      	cmp	r3, #32
 8007da6:	d00a      	beq.n	8007dbe <UART_SetConfig+0x1a2>
 8007da8:	2b20      	cmp	r3, #32
 8007daa:	d814      	bhi.n	8007dd6 <UART_SetConfig+0x1ba>
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d002      	beq.n	8007db6 <UART_SetConfig+0x19a>
 8007db0:	2b10      	cmp	r3, #16
 8007db2:	d008      	beq.n	8007dc6 <UART_SetConfig+0x1aa>
 8007db4:	e00f      	b.n	8007dd6 <UART_SetConfig+0x1ba>
 8007db6:	2300      	movs	r3, #0
 8007db8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dbc:	e0ad      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007dbe:	2302      	movs	r3, #2
 8007dc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dc4:	e0a9      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007dc6:	2304      	movs	r3, #4
 8007dc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dcc:	e0a5      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007dce:	2308      	movs	r3, #8
 8007dd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dd4:	e0a1      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007dd6:	2310      	movs	r3, #16
 8007dd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ddc:	e09d      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a4a      	ldr	r2, [pc, #296]	@ (8007f0c <UART_SetConfig+0x2f0>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d125      	bne.n	8007e34 <UART_SetConfig+0x218>
 8007de8:	4b45      	ldr	r3, [pc, #276]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007df2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007df4:	d016      	beq.n	8007e24 <UART_SetConfig+0x208>
 8007df6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007df8:	d818      	bhi.n	8007e2c <UART_SetConfig+0x210>
 8007dfa:	2b80      	cmp	r3, #128	@ 0x80
 8007dfc:	d00a      	beq.n	8007e14 <UART_SetConfig+0x1f8>
 8007dfe:	2b80      	cmp	r3, #128	@ 0x80
 8007e00:	d814      	bhi.n	8007e2c <UART_SetConfig+0x210>
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d002      	beq.n	8007e0c <UART_SetConfig+0x1f0>
 8007e06:	2b40      	cmp	r3, #64	@ 0x40
 8007e08:	d008      	beq.n	8007e1c <UART_SetConfig+0x200>
 8007e0a:	e00f      	b.n	8007e2c <UART_SetConfig+0x210>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e12:	e082      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e14:	2302      	movs	r3, #2
 8007e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e1a:	e07e      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e1c:	2304      	movs	r3, #4
 8007e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e22:	e07a      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e24:	2308      	movs	r3, #8
 8007e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e2a:	e076      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e2c:	2310      	movs	r3, #16
 8007e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e32:	e072      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a35      	ldr	r2, [pc, #212]	@ (8007f10 <UART_SetConfig+0x2f4>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d12a      	bne.n	8007e94 <UART_SetConfig+0x278>
 8007e3e:	4b30      	ldr	r3, [pc, #192]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e4c:	d01a      	beq.n	8007e84 <UART_SetConfig+0x268>
 8007e4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e52:	d81b      	bhi.n	8007e8c <UART_SetConfig+0x270>
 8007e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e58:	d00c      	beq.n	8007e74 <UART_SetConfig+0x258>
 8007e5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e5e:	d815      	bhi.n	8007e8c <UART_SetConfig+0x270>
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d003      	beq.n	8007e6c <UART_SetConfig+0x250>
 8007e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e68:	d008      	beq.n	8007e7c <UART_SetConfig+0x260>
 8007e6a:	e00f      	b.n	8007e8c <UART_SetConfig+0x270>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e72:	e052      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e74:	2302      	movs	r3, #2
 8007e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e7a:	e04e      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e7c:	2304      	movs	r3, #4
 8007e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e82:	e04a      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e84:	2308      	movs	r3, #8
 8007e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e8a:	e046      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e8c:	2310      	movs	r3, #16
 8007e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e92:	e042      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a17      	ldr	r2, [pc, #92]	@ (8007ef8 <UART_SetConfig+0x2dc>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d13a      	bne.n	8007f14 <UART_SetConfig+0x2f8>
 8007e9e:	4b18      	ldr	r3, [pc, #96]	@ (8007f00 <UART_SetConfig+0x2e4>)
 8007ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ea4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ea8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eac:	d01a      	beq.n	8007ee4 <UART_SetConfig+0x2c8>
 8007eae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eb2:	d81b      	bhi.n	8007eec <UART_SetConfig+0x2d0>
 8007eb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eb8:	d00c      	beq.n	8007ed4 <UART_SetConfig+0x2b8>
 8007eba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ebe:	d815      	bhi.n	8007eec <UART_SetConfig+0x2d0>
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d003      	beq.n	8007ecc <UART_SetConfig+0x2b0>
 8007ec4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ec8:	d008      	beq.n	8007edc <UART_SetConfig+0x2c0>
 8007eca:	e00f      	b.n	8007eec <UART_SetConfig+0x2d0>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ed2:	e022      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eda:	e01e      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007edc:	2304      	movs	r3, #4
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ee2:	e01a      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007ee4:	2308      	movs	r3, #8
 8007ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eea:	e016      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007eec:	2310      	movs	r3, #16
 8007eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ef2:	e012      	b.n	8007f1a <UART_SetConfig+0x2fe>
 8007ef4:	cfff69f3 	.word	0xcfff69f3
 8007ef8:	40008000 	.word	0x40008000
 8007efc:	40013800 	.word	0x40013800
 8007f00:	40021000 	.word	0x40021000
 8007f04:	40004400 	.word	0x40004400
 8007f08:	40004800 	.word	0x40004800
 8007f0c:	40004c00 	.word	0x40004c00
 8007f10:	40005000 	.word	0x40005000
 8007f14:	2310      	movs	r3, #16
 8007f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4ab0      	ldr	r2, [pc, #704]	@ (80081e0 <UART_SetConfig+0x5c4>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	f040 809b 	bne.w	800805c <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d827      	bhi.n	8007f7e <UART_SetConfig+0x362>
 8007f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f34 <UART_SetConfig+0x318>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	08007f59 	.word	0x08007f59
 8007f38:	08007f61 	.word	0x08007f61
 8007f3c:	08007f69 	.word	0x08007f69
 8007f40:	08007f7f 	.word	0x08007f7f
 8007f44:	08007f6f 	.word	0x08007f6f
 8007f48:	08007f7f 	.word	0x08007f7f
 8007f4c:	08007f7f 	.word	0x08007f7f
 8007f50:	08007f7f 	.word	0x08007f7f
 8007f54:	08007f77 	.word	0x08007f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f58:	f7fe fa58 	bl	800640c <HAL_RCC_GetPCLK1Freq>
 8007f5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f5e:	e014      	b.n	8007f8a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f60:	f7fe fa68 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 8007f64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f66:	e010      	b.n	8007f8a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f68:	4b9e      	ldr	r3, [pc, #632]	@ (80081e4 <UART_SetConfig+0x5c8>)
 8007f6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f6c:	e00d      	b.n	8007f8a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f6e:	f7fe f99b 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 8007f72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f74:	e009      	b.n	8007f8a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f7c:	e005      	b.n	8007f8a <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f88:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 8130 	beq.w	80081f2 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f96:	4a94      	ldr	r2, [pc, #592]	@ (80081e8 <UART_SetConfig+0x5cc>)
 8007f98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fa4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	4613      	mov	r3, r2
 8007fac:	005b      	lsls	r3, r3, #1
 8007fae:	4413      	add	r3, r2
 8007fb0:	69ba      	ldr	r2, [r7, #24]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d305      	bcc.n	8007fc2 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d903      	bls.n	8007fca <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007fc8:	e113      	b.n	80081f2 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	2200      	movs	r2, #0
 8007fce:	60bb      	str	r3, [r7, #8]
 8007fd0:	60fa      	str	r2, [r7, #12]
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd6:	4a84      	ldr	r2, [pc, #528]	@ (80081e8 <UART_SetConfig+0x5cc>)
 8007fd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	2200      	movs	r2, #0
 8007fe0:	603b      	str	r3, [r7, #0]
 8007fe2:	607a      	str	r2, [r7, #4]
 8007fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fe8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007fec:	f7f8 fde0 	bl	8000bb0 <__aeabi_uldivmod>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	020b      	lsls	r3, r1, #8
 8008002:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008006:	0202      	lsls	r2, r0, #8
 8008008:	6979      	ldr	r1, [r7, #20]
 800800a:	6849      	ldr	r1, [r1, #4]
 800800c:	0849      	lsrs	r1, r1, #1
 800800e:	2000      	movs	r0, #0
 8008010:	460c      	mov	r4, r1
 8008012:	4605      	mov	r5, r0
 8008014:	eb12 0804 	adds.w	r8, r2, r4
 8008018:	eb43 0905 	adc.w	r9, r3, r5
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	469a      	mov	sl, r3
 8008024:	4693      	mov	fp, r2
 8008026:	4652      	mov	r2, sl
 8008028:	465b      	mov	r3, fp
 800802a:	4640      	mov	r0, r8
 800802c:	4649      	mov	r1, r9
 800802e:	f7f8 fdbf 	bl	8000bb0 <__aeabi_uldivmod>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	4613      	mov	r3, r2
 8008038:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008040:	d308      	bcc.n	8008054 <UART_SetConfig+0x438>
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008048:	d204      	bcs.n	8008054 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	6a3a      	ldr	r2, [r7, #32]
 8008050:	60da      	str	r2, [r3, #12]
 8008052:	e0ce      	b.n	80081f2 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800805a:	e0ca      	b.n	80081f2 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008064:	d166      	bne.n	8008134 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8008066:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800806a:	2b08      	cmp	r3, #8
 800806c:	d827      	bhi.n	80080be <UART_SetConfig+0x4a2>
 800806e:	a201      	add	r2, pc, #4	@ (adr r2, 8008074 <UART_SetConfig+0x458>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	08008099 	.word	0x08008099
 8008078:	080080a1 	.word	0x080080a1
 800807c:	080080a9 	.word	0x080080a9
 8008080:	080080bf 	.word	0x080080bf
 8008084:	080080af 	.word	0x080080af
 8008088:	080080bf 	.word	0x080080bf
 800808c:	080080bf 	.word	0x080080bf
 8008090:	080080bf 	.word	0x080080bf
 8008094:	080080b7 	.word	0x080080b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008098:	f7fe f9b8 	bl	800640c <HAL_RCC_GetPCLK1Freq>
 800809c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800809e:	e014      	b.n	80080ca <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080a0:	f7fe f9c8 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 80080a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080a6:	e010      	b.n	80080ca <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080a8:	4b4e      	ldr	r3, [pc, #312]	@ (80081e4 <UART_SetConfig+0x5c8>)
 80080aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080ac:	e00d      	b.n	80080ca <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ae:	f7fe f8fb 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 80080b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080b4:	e009      	b.n	80080ca <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080bc:	e005      	b.n	80080ca <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f000 8090 	beq.w	80081f2 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d6:	4a44      	ldr	r2, [pc, #272]	@ (80081e8 <UART_SetConfig+0x5cc>)
 80080d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080dc:	461a      	mov	r2, r3
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080e4:	005a      	lsls	r2, r3, #1
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	085b      	lsrs	r3, r3, #1
 80080ec:	441a      	add	r2, r3
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	2b0f      	cmp	r3, #15
 80080fc:	d916      	bls.n	800812c <UART_SetConfig+0x510>
 80080fe:	6a3b      	ldr	r3, [r7, #32]
 8008100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008104:	d212      	bcs.n	800812c <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	b29b      	uxth	r3, r3
 800810a:	f023 030f 	bic.w	r3, r3, #15
 800810e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	085b      	lsrs	r3, r3, #1
 8008114:	b29b      	uxth	r3, r3
 8008116:	f003 0307 	and.w	r3, r3, #7
 800811a:	b29a      	uxth	r2, r3
 800811c:	8bfb      	ldrh	r3, [r7, #30]
 800811e:	4313      	orrs	r3, r2
 8008120:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	8bfa      	ldrh	r2, [r7, #30]
 8008128:	60da      	str	r2, [r3, #12]
 800812a:	e062      	b.n	80081f2 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008132:	e05e      	b.n	80081f2 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008134:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008138:	2b08      	cmp	r3, #8
 800813a:	d828      	bhi.n	800818e <UART_SetConfig+0x572>
 800813c:	a201      	add	r2, pc, #4	@ (adr r2, 8008144 <UART_SetConfig+0x528>)
 800813e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008142:	bf00      	nop
 8008144:	08008169 	.word	0x08008169
 8008148:	08008171 	.word	0x08008171
 800814c:	08008179 	.word	0x08008179
 8008150:	0800818f 	.word	0x0800818f
 8008154:	0800817f 	.word	0x0800817f
 8008158:	0800818f 	.word	0x0800818f
 800815c:	0800818f 	.word	0x0800818f
 8008160:	0800818f 	.word	0x0800818f
 8008164:	08008187 	.word	0x08008187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008168:	f7fe f950 	bl	800640c <HAL_RCC_GetPCLK1Freq>
 800816c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800816e:	e014      	b.n	800819a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008170:	f7fe f960 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 8008174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008176:	e010      	b.n	800819a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008178:	4b1a      	ldr	r3, [pc, #104]	@ (80081e4 <UART_SetConfig+0x5c8>)
 800817a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800817c:	e00d      	b.n	800819a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800817e:	f7fe f893 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 8008182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008184:	e009      	b.n	800819a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800818a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800818c:	e005      	b.n	800819a <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 800818e:	2300      	movs	r3, #0
 8008190:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008198:	bf00      	nop
    }

    if (pclk != 0U)
 800819a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819c:	2b00      	cmp	r3, #0
 800819e:	d028      	beq.n	80081f2 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a4:	4a10      	ldr	r2, [pc, #64]	@ (80081e8 <UART_SetConfig+0x5cc>)
 80081a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081aa:	461a      	mov	r2, r3
 80081ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	085b      	lsrs	r3, r3, #1
 80081b8:	441a      	add	r2, r3
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	fbb2 f3f3 	udiv	r3, r2, r3
 80081c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	2b0f      	cmp	r3, #15
 80081c8:	d910      	bls.n	80081ec <UART_SetConfig+0x5d0>
 80081ca:	6a3b      	ldr	r3, [r7, #32]
 80081cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081d0:	d20c      	bcs.n	80081ec <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	60da      	str	r2, [r3, #12]
 80081dc:	e009      	b.n	80081f2 <UART_SetConfig+0x5d6>
 80081de:	bf00      	nop
 80081e0:	40008000 	.word	0x40008000
 80081e4:	00f42400 	.word	0x00f42400
 80081e8:	0800c0c4 	.word	0x0800c0c4
      }
      else
      {
        ret = HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	2200      	movs	r2, #0
 8008206:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	2200      	movs	r2, #0
 800820c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800820e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008212:	4618      	mov	r0, r3
 8008214:	3730      	adds	r7, #48	@ 0x30
 8008216:	46bd      	mov	sp, r7
 8008218:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800821c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008228:	f003 0308 	and.w	r3, r3, #8
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00a      	beq.n	8008246 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824a:	f003 0301 	and.w	r3, r3, #1
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00a      	beq.n	8008268 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	430a      	orrs	r2, r1
 8008266:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800826c:	f003 0302 	and.w	r3, r3, #2
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00a      	beq.n	800828a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	430a      	orrs	r2, r1
 8008288:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828e:	f003 0304 	and.w	r3, r3, #4
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00a      	beq.n	80082ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	430a      	orrs	r2, r1
 80082aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b0:	f003 0310 	and.w	r3, r3, #16
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00a      	beq.n	80082ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	430a      	orrs	r2, r1
 80082cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d2:	f003 0320 	and.w	r3, r3, #32
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00a      	beq.n	80082f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	430a      	orrs	r2, r1
 80082ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d01a      	beq.n	8008332 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	430a      	orrs	r2, r1
 8008310:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800831a:	d10a      	bne.n	8008332 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	430a      	orrs	r2, r1
 8008352:	605a      	str	r2, [r3, #4]
  }
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b098      	sub	sp, #96	@ 0x60
 8008364:	af02      	add	r7, sp, #8
 8008366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008370:	f7fa f932 	bl	80025d8 <HAL_GetTick>
 8008374:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 0308 	and.w	r3, r3, #8
 8008380:	2b08      	cmp	r3, #8
 8008382:	d12f      	bne.n	80083e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008384:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800838c:	2200      	movs	r2, #0
 800838e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f88e 	bl	80084b4 <UART_WaitOnFlagUntilTimeout>
 8008398:	4603      	mov	r3, r0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d022      	beq.n	80083e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a6:	e853 3f00 	ldrex	r3, [r3]
 80083aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	461a      	mov	r2, r3
 80083ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083c4:	e841 2300 	strex	r3, r2, [r1]
 80083c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1e6      	bne.n	800839e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2220      	movs	r2, #32
 80083d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e063      	b.n	80084ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0304 	and.w	r3, r3, #4
 80083ee:	2b04      	cmp	r3, #4
 80083f0:	d149      	bne.n	8008486 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083f6:	9300      	str	r3, [sp, #0]
 80083f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083fa:	2200      	movs	r2, #0
 80083fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 f857 	bl	80084b4 <UART_WaitOnFlagUntilTimeout>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d03c      	beq.n	8008486 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	e853 3f00 	ldrex	r3, [r3]
 8008418:	623b      	str	r3, [r7, #32]
   return(result);
 800841a:	6a3b      	ldr	r3, [r7, #32]
 800841c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008420:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	461a      	mov	r2, r3
 8008428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800842a:	633b      	str	r3, [r7, #48]	@ 0x30
 800842c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008430:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1e6      	bne.n	800840c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	3308      	adds	r3, #8
 8008444:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	e853 3f00 	ldrex	r3, [r3]
 800844c:	60fb      	str	r3, [r7, #12]
   return(result);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f023 0301 	bic.w	r3, r3, #1
 8008454:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	3308      	adds	r3, #8
 800845c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800845e:	61fa      	str	r2, [r7, #28]
 8008460:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008462:	69b9      	ldr	r1, [r7, #24]
 8008464:	69fa      	ldr	r2, [r7, #28]
 8008466:	e841 2300 	strex	r3, r2, [r1]
 800846a:	617b      	str	r3, [r7, #20]
   return(result);
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1e5      	bne.n	800843e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2220      	movs	r2, #32
 8008476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e012      	b.n	80084ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2220      	movs	r2, #32
 800848a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2220      	movs	r2, #32
 8008492:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3758      	adds	r7, #88	@ 0x58
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	603b      	str	r3, [r7, #0]
 80084c0:	4613      	mov	r3, r2
 80084c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084c4:	e04f      	b.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084cc:	d04b      	beq.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ce:	f7fa f883 	bl	80025d8 <HAL_GetTick>
 80084d2:	4602      	mov	r2, r0
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d302      	bcc.n	80084e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d101      	bne.n	80084e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084e4:	2303      	movs	r3, #3
 80084e6:	e04e      	b.n	8008586 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0304 	and.w	r3, r3, #4
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d037      	beq.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	2b80      	cmp	r3, #128	@ 0x80
 80084fa:	d034      	beq.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	2b40      	cmp	r3, #64	@ 0x40
 8008500:	d031      	beq.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	69db      	ldr	r3, [r3, #28]
 8008508:	f003 0308 	and.w	r3, r3, #8
 800850c:	2b08      	cmp	r3, #8
 800850e:	d110      	bne.n	8008532 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2208      	movs	r2, #8
 8008516:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f000 f838 	bl	800858e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2208      	movs	r2, #8
 8008522:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e029      	b.n	8008586 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	69db      	ldr	r3, [r3, #28]
 8008538:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800853c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008540:	d111      	bne.n	8008566 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800854a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f81e 	bl	800858e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2220      	movs	r2, #32
 8008556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008562:	2303      	movs	r3, #3
 8008564:	e00f      	b.n	8008586 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	4013      	ands	r3, r2
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	429a      	cmp	r2, r3
 8008574:	bf0c      	ite	eq
 8008576:	2301      	moveq	r3, #1
 8008578:	2300      	movne	r3, #0
 800857a:	b2db      	uxtb	r3, r3
 800857c:	461a      	mov	r2, r3
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	429a      	cmp	r2, r3
 8008582:	d0a0      	beq.n	80084c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800858e:	b480      	push	{r7}
 8008590:	b095      	sub	sp, #84	@ 0x54
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800859e:	e853 3f00 	ldrex	r3, [r3]
 80085a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80085b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085bc:	e841 2300 	strex	r3, r2, [r1]
 80085c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1e6      	bne.n	8008596 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	3308      	adds	r3, #8
 80085ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d0:	6a3b      	ldr	r3, [r7, #32]
 80085d2:	e853 3f00 	ldrex	r3, [r3]
 80085d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085de:	f023 0301 	bic.w	r3, r3, #1
 80085e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3308      	adds	r3, #8
 80085ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085f4:	e841 2300 	strex	r3, r2, [r1]
 80085f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1e3      	bne.n	80085c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008604:	2b01      	cmp	r3, #1
 8008606:	d118      	bne.n	800863a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	60bb      	str	r3, [r7, #8]
   return(result);
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	f023 0310 	bic.w	r3, r3, #16
 800861c:	647b      	str	r3, [r7, #68]	@ 0x44
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	461a      	mov	r2, r3
 8008624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008626:	61bb      	str	r3, [r7, #24]
 8008628:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862a:	6979      	ldr	r1, [r7, #20]
 800862c:	69ba      	ldr	r2, [r7, #24]
 800862e:	e841 2300 	strex	r3, r2, [r1]
 8008632:	613b      	str	r3, [r7, #16]
   return(result);
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1e6      	bne.n	8008608 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2220      	movs	r2, #32
 800863e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800864e:	bf00      	nop
 8008650:	3754      	adds	r7, #84	@ 0x54
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <__cvt>:
 800865a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800865e:	ec57 6b10 	vmov	r6, r7, d0
 8008662:	2f00      	cmp	r7, #0
 8008664:	460c      	mov	r4, r1
 8008666:	4619      	mov	r1, r3
 8008668:	463b      	mov	r3, r7
 800866a:	bfb4      	ite	lt
 800866c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008670:	2300      	movge	r3, #0
 8008672:	4691      	mov	r9, r2
 8008674:	bfbf      	itttt	lt
 8008676:	4632      	movlt	r2, r6
 8008678:	461f      	movlt	r7, r3
 800867a:	232d      	movlt	r3, #45	@ 0x2d
 800867c:	4616      	movlt	r6, r2
 800867e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008682:	700b      	strb	r3, [r1, #0]
 8008684:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008686:	f023 0820 	bic.w	r8, r3, #32
 800868a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800868e:	d005      	beq.n	800869c <__cvt+0x42>
 8008690:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008694:	d100      	bne.n	8008698 <__cvt+0x3e>
 8008696:	3401      	adds	r4, #1
 8008698:	2102      	movs	r1, #2
 800869a:	e000      	b.n	800869e <__cvt+0x44>
 800869c:	2103      	movs	r1, #3
 800869e:	ab03      	add	r3, sp, #12
 80086a0:	4622      	mov	r2, r4
 80086a2:	9301      	str	r3, [sp, #4]
 80086a4:	ab02      	add	r3, sp, #8
 80086a6:	ec47 6b10 	vmov	d0, r6, r7
 80086aa:	9300      	str	r3, [sp, #0]
 80086ac:	4653      	mov	r3, sl
 80086ae:	f000 fe5f 	bl	8009370 <_dtoa_r>
 80086b2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80086b6:	4605      	mov	r5, r0
 80086b8:	d119      	bne.n	80086ee <__cvt+0x94>
 80086ba:	f019 0f01 	tst.w	r9, #1
 80086be:	d00e      	beq.n	80086de <__cvt+0x84>
 80086c0:	eb00 0904 	add.w	r9, r0, r4
 80086c4:	2200      	movs	r2, #0
 80086c6:	2300      	movs	r3, #0
 80086c8:	4630      	mov	r0, r6
 80086ca:	4639      	mov	r1, r7
 80086cc:	f7f8 f9e0 	bl	8000a90 <__aeabi_dcmpeq>
 80086d0:	b108      	cbz	r0, 80086d6 <__cvt+0x7c>
 80086d2:	f8cd 900c 	str.w	r9, [sp, #12]
 80086d6:	2230      	movs	r2, #48	@ 0x30
 80086d8:	9b03      	ldr	r3, [sp, #12]
 80086da:	454b      	cmp	r3, r9
 80086dc:	d31e      	bcc.n	800871c <__cvt+0xc2>
 80086de:	9b03      	ldr	r3, [sp, #12]
 80086e0:	4628      	mov	r0, r5
 80086e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086e4:	1b5b      	subs	r3, r3, r5
 80086e6:	6013      	str	r3, [r2, #0]
 80086e8:	b004      	add	sp, #16
 80086ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80086f2:	eb00 0904 	add.w	r9, r0, r4
 80086f6:	d1e5      	bne.n	80086c4 <__cvt+0x6a>
 80086f8:	7803      	ldrb	r3, [r0, #0]
 80086fa:	2b30      	cmp	r3, #48	@ 0x30
 80086fc:	d10a      	bne.n	8008714 <__cvt+0xba>
 80086fe:	2200      	movs	r2, #0
 8008700:	2300      	movs	r3, #0
 8008702:	4630      	mov	r0, r6
 8008704:	4639      	mov	r1, r7
 8008706:	f7f8 f9c3 	bl	8000a90 <__aeabi_dcmpeq>
 800870a:	b918      	cbnz	r0, 8008714 <__cvt+0xba>
 800870c:	f1c4 0401 	rsb	r4, r4, #1
 8008710:	f8ca 4000 	str.w	r4, [sl]
 8008714:	f8da 3000 	ldr.w	r3, [sl]
 8008718:	4499      	add	r9, r3
 800871a:	e7d3      	b.n	80086c4 <__cvt+0x6a>
 800871c:	1c59      	adds	r1, r3, #1
 800871e:	9103      	str	r1, [sp, #12]
 8008720:	701a      	strb	r2, [r3, #0]
 8008722:	e7d9      	b.n	80086d8 <__cvt+0x7e>

08008724 <__exponent>:
 8008724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008726:	2900      	cmp	r1, #0
 8008728:	7002      	strb	r2, [r0, #0]
 800872a:	bfba      	itte	lt
 800872c:	4249      	neglt	r1, r1
 800872e:	232d      	movlt	r3, #45	@ 0x2d
 8008730:	232b      	movge	r3, #43	@ 0x2b
 8008732:	2909      	cmp	r1, #9
 8008734:	7043      	strb	r3, [r0, #1]
 8008736:	dd28      	ble.n	800878a <__exponent+0x66>
 8008738:	f10d 0307 	add.w	r3, sp, #7
 800873c:	270a      	movs	r7, #10
 800873e:	461d      	mov	r5, r3
 8008740:	461a      	mov	r2, r3
 8008742:	3b01      	subs	r3, #1
 8008744:	fbb1 f6f7 	udiv	r6, r1, r7
 8008748:	fb07 1416 	mls	r4, r7, r6, r1
 800874c:	3430      	adds	r4, #48	@ 0x30
 800874e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008752:	460c      	mov	r4, r1
 8008754:	4631      	mov	r1, r6
 8008756:	2c63      	cmp	r4, #99	@ 0x63
 8008758:	dcf2      	bgt.n	8008740 <__exponent+0x1c>
 800875a:	3130      	adds	r1, #48	@ 0x30
 800875c:	1e94      	subs	r4, r2, #2
 800875e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008762:	1c41      	adds	r1, r0, #1
 8008764:	4623      	mov	r3, r4
 8008766:	42ab      	cmp	r3, r5
 8008768:	d30a      	bcc.n	8008780 <__exponent+0x5c>
 800876a:	f10d 0309 	add.w	r3, sp, #9
 800876e:	1a9b      	subs	r3, r3, r2
 8008770:	42ac      	cmp	r4, r5
 8008772:	bf88      	it	hi
 8008774:	2300      	movhi	r3, #0
 8008776:	3302      	adds	r3, #2
 8008778:	4403      	add	r3, r0
 800877a:	1a18      	subs	r0, r3, r0
 800877c:	b003      	add	sp, #12
 800877e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008780:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008784:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008788:	e7ed      	b.n	8008766 <__exponent+0x42>
 800878a:	2330      	movs	r3, #48	@ 0x30
 800878c:	3130      	adds	r1, #48	@ 0x30
 800878e:	7083      	strb	r3, [r0, #2]
 8008790:	1d03      	adds	r3, r0, #4
 8008792:	70c1      	strb	r1, [r0, #3]
 8008794:	e7f1      	b.n	800877a <__exponent+0x56>
	...

08008798 <_printf_float>:
 8008798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879c:	b08d      	sub	sp, #52	@ 0x34
 800879e:	460c      	mov	r4, r1
 80087a0:	4616      	mov	r6, r2
 80087a2:	461f      	mov	r7, r3
 80087a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80087a8:	4605      	mov	r5, r0
 80087aa:	f000 fccf 	bl	800914c <_localeconv_r>
 80087ae:	6803      	ldr	r3, [r0, #0]
 80087b0:	4618      	mov	r0, r3
 80087b2:	9304      	str	r3, [sp, #16]
 80087b4:	f7f7 fd40 	bl	8000238 <strlen>
 80087b8:	2300      	movs	r3, #0
 80087ba:	9005      	str	r0, [sp, #20]
 80087bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80087be:	f8d8 3000 	ldr.w	r3, [r8]
 80087c2:	f894 a018 	ldrb.w	sl, [r4, #24]
 80087c6:	3307      	adds	r3, #7
 80087c8:	f8d4 b000 	ldr.w	fp, [r4]
 80087cc:	f023 0307 	bic.w	r3, r3, #7
 80087d0:	f103 0208 	add.w	r2, r3, #8
 80087d4:	f8c8 2000 	str.w	r2, [r8]
 80087d8:	f04f 32ff 	mov.w	r2, #4294967295
 80087dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80087e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80087e8:	9307      	str	r3, [sp, #28]
 80087ea:	4b9d      	ldr	r3, [pc, #628]	@ (8008a60 <_printf_float+0x2c8>)
 80087ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087f0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80087f4:	f7f8 f97e 	bl	8000af4 <__aeabi_dcmpun>
 80087f8:	bb70      	cbnz	r0, 8008858 <_printf_float+0xc0>
 80087fa:	f04f 32ff 	mov.w	r2, #4294967295
 80087fe:	4b98      	ldr	r3, [pc, #608]	@ (8008a60 <_printf_float+0x2c8>)
 8008800:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008804:	f7f8 f958 	bl	8000ab8 <__aeabi_dcmple>
 8008808:	bb30      	cbnz	r0, 8008858 <_printf_float+0xc0>
 800880a:	2200      	movs	r2, #0
 800880c:	2300      	movs	r3, #0
 800880e:	4640      	mov	r0, r8
 8008810:	4649      	mov	r1, r9
 8008812:	f7f8 f947 	bl	8000aa4 <__aeabi_dcmplt>
 8008816:	b110      	cbz	r0, 800881e <_printf_float+0x86>
 8008818:	232d      	movs	r3, #45	@ 0x2d
 800881a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800881e:	4a91      	ldr	r2, [pc, #580]	@ (8008a64 <_printf_float+0x2cc>)
 8008820:	4b91      	ldr	r3, [pc, #580]	@ (8008a68 <_printf_float+0x2d0>)
 8008822:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008826:	bf8c      	ite	hi
 8008828:	4690      	movhi	r8, r2
 800882a:	4698      	movls	r8, r3
 800882c:	2303      	movs	r3, #3
 800882e:	f04f 0900 	mov.w	r9, #0
 8008832:	6123      	str	r3, [r4, #16]
 8008834:	f02b 0304 	bic.w	r3, fp, #4
 8008838:	6023      	str	r3, [r4, #0]
 800883a:	4633      	mov	r3, r6
 800883c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800883e:	4621      	mov	r1, r4
 8008840:	4628      	mov	r0, r5
 8008842:	9700      	str	r7, [sp, #0]
 8008844:	f000 f9d2 	bl	8008bec <_printf_common>
 8008848:	3001      	adds	r0, #1
 800884a:	f040 808d 	bne.w	8008968 <_printf_float+0x1d0>
 800884e:	f04f 30ff 	mov.w	r0, #4294967295
 8008852:	b00d      	add	sp, #52	@ 0x34
 8008854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008858:	4642      	mov	r2, r8
 800885a:	464b      	mov	r3, r9
 800885c:	4640      	mov	r0, r8
 800885e:	4649      	mov	r1, r9
 8008860:	f7f8 f948 	bl	8000af4 <__aeabi_dcmpun>
 8008864:	b140      	cbz	r0, 8008878 <_printf_float+0xe0>
 8008866:	464b      	mov	r3, r9
 8008868:	4a80      	ldr	r2, [pc, #512]	@ (8008a6c <_printf_float+0x2d4>)
 800886a:	2b00      	cmp	r3, #0
 800886c:	bfbc      	itt	lt
 800886e:	232d      	movlt	r3, #45	@ 0x2d
 8008870:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008874:	4b7e      	ldr	r3, [pc, #504]	@ (8008a70 <_printf_float+0x2d8>)
 8008876:	e7d4      	b.n	8008822 <_printf_float+0x8a>
 8008878:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800887c:	6863      	ldr	r3, [r4, #4]
 800887e:	9206      	str	r2, [sp, #24]
 8008880:	1c5a      	adds	r2, r3, #1
 8008882:	d13b      	bne.n	80088fc <_printf_float+0x164>
 8008884:	2306      	movs	r3, #6
 8008886:	6063      	str	r3, [r4, #4]
 8008888:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800888c:	2300      	movs	r3, #0
 800888e:	4628      	mov	r0, r5
 8008890:	6022      	str	r2, [r4, #0]
 8008892:	9303      	str	r3, [sp, #12]
 8008894:	ab0a      	add	r3, sp, #40	@ 0x28
 8008896:	e9cd a301 	strd	sl, r3, [sp, #4]
 800889a:	ab09      	add	r3, sp, #36	@ 0x24
 800889c:	ec49 8b10 	vmov	d0, r8, r9
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80088a6:	6861      	ldr	r1, [r4, #4]
 80088a8:	f7ff fed7 	bl	800865a <__cvt>
 80088ac:	9b06      	ldr	r3, [sp, #24]
 80088ae:	4680      	mov	r8, r0
 80088b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088b2:	2b47      	cmp	r3, #71	@ 0x47
 80088b4:	d129      	bne.n	800890a <_printf_float+0x172>
 80088b6:	1cc8      	adds	r0, r1, #3
 80088b8:	db02      	blt.n	80088c0 <_printf_float+0x128>
 80088ba:	6863      	ldr	r3, [r4, #4]
 80088bc:	4299      	cmp	r1, r3
 80088be:	dd41      	ble.n	8008944 <_printf_float+0x1ac>
 80088c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80088c4:	fa5f fa8a 	uxtb.w	sl, sl
 80088c8:	3901      	subs	r1, #1
 80088ca:	4652      	mov	r2, sl
 80088cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80088d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80088d2:	f7ff ff27 	bl	8008724 <__exponent>
 80088d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088d8:	4681      	mov	r9, r0
 80088da:	1813      	adds	r3, r2, r0
 80088dc:	2a01      	cmp	r2, #1
 80088de:	6123      	str	r3, [r4, #16]
 80088e0:	dc02      	bgt.n	80088e8 <_printf_float+0x150>
 80088e2:	6822      	ldr	r2, [r4, #0]
 80088e4:	07d2      	lsls	r2, r2, #31
 80088e6:	d501      	bpl.n	80088ec <_printf_float+0x154>
 80088e8:	3301      	adds	r3, #1
 80088ea:	6123      	str	r3, [r4, #16]
 80088ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d0a2      	beq.n	800883a <_printf_float+0xa2>
 80088f4:	232d      	movs	r3, #45	@ 0x2d
 80088f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088fa:	e79e      	b.n	800883a <_printf_float+0xa2>
 80088fc:	9a06      	ldr	r2, [sp, #24]
 80088fe:	2a47      	cmp	r2, #71	@ 0x47
 8008900:	d1c2      	bne.n	8008888 <_printf_float+0xf0>
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1c0      	bne.n	8008888 <_printf_float+0xf0>
 8008906:	2301      	movs	r3, #1
 8008908:	e7bd      	b.n	8008886 <_printf_float+0xee>
 800890a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800890e:	d9db      	bls.n	80088c8 <_printf_float+0x130>
 8008910:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008914:	d118      	bne.n	8008948 <_printf_float+0x1b0>
 8008916:	2900      	cmp	r1, #0
 8008918:	6863      	ldr	r3, [r4, #4]
 800891a:	dd0b      	ble.n	8008934 <_printf_float+0x19c>
 800891c:	6121      	str	r1, [r4, #16]
 800891e:	b913      	cbnz	r3, 8008926 <_printf_float+0x18e>
 8008920:	6822      	ldr	r2, [r4, #0]
 8008922:	07d0      	lsls	r0, r2, #31
 8008924:	d502      	bpl.n	800892c <_printf_float+0x194>
 8008926:	3301      	adds	r3, #1
 8008928:	440b      	add	r3, r1
 800892a:	6123      	str	r3, [r4, #16]
 800892c:	f04f 0900 	mov.w	r9, #0
 8008930:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008932:	e7db      	b.n	80088ec <_printf_float+0x154>
 8008934:	b913      	cbnz	r3, 800893c <_printf_float+0x1a4>
 8008936:	6822      	ldr	r2, [r4, #0]
 8008938:	07d2      	lsls	r2, r2, #31
 800893a:	d501      	bpl.n	8008940 <_printf_float+0x1a8>
 800893c:	3302      	adds	r3, #2
 800893e:	e7f4      	b.n	800892a <_printf_float+0x192>
 8008940:	2301      	movs	r3, #1
 8008942:	e7f2      	b.n	800892a <_printf_float+0x192>
 8008944:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800894a:	4299      	cmp	r1, r3
 800894c:	db05      	blt.n	800895a <_printf_float+0x1c2>
 800894e:	6823      	ldr	r3, [r4, #0]
 8008950:	6121      	str	r1, [r4, #16]
 8008952:	07d8      	lsls	r0, r3, #31
 8008954:	d5ea      	bpl.n	800892c <_printf_float+0x194>
 8008956:	1c4b      	adds	r3, r1, #1
 8008958:	e7e7      	b.n	800892a <_printf_float+0x192>
 800895a:	2900      	cmp	r1, #0
 800895c:	bfd4      	ite	le
 800895e:	f1c1 0202 	rsble	r2, r1, #2
 8008962:	2201      	movgt	r2, #1
 8008964:	4413      	add	r3, r2
 8008966:	e7e0      	b.n	800892a <_printf_float+0x192>
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	055a      	lsls	r2, r3, #21
 800896c:	d407      	bmi.n	800897e <_printf_float+0x1e6>
 800896e:	6923      	ldr	r3, [r4, #16]
 8008970:	4642      	mov	r2, r8
 8008972:	4631      	mov	r1, r6
 8008974:	4628      	mov	r0, r5
 8008976:	47b8      	blx	r7
 8008978:	3001      	adds	r0, #1
 800897a:	d12b      	bne.n	80089d4 <_printf_float+0x23c>
 800897c:	e767      	b.n	800884e <_printf_float+0xb6>
 800897e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008982:	f240 80dd 	bls.w	8008b40 <_printf_float+0x3a8>
 8008986:	2200      	movs	r2, #0
 8008988:	2300      	movs	r3, #0
 800898a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800898e:	f7f8 f87f 	bl	8000a90 <__aeabi_dcmpeq>
 8008992:	2800      	cmp	r0, #0
 8008994:	d033      	beq.n	80089fe <_printf_float+0x266>
 8008996:	2301      	movs	r3, #1
 8008998:	4a36      	ldr	r2, [pc, #216]	@ (8008a74 <_printf_float+0x2dc>)
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f af54 	beq.w	800884e <_printf_float+0xb6>
 80089a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80089aa:	4543      	cmp	r3, r8
 80089ac:	db02      	blt.n	80089b4 <_printf_float+0x21c>
 80089ae:	6823      	ldr	r3, [r4, #0]
 80089b0:	07d8      	lsls	r0, r3, #31
 80089b2:	d50f      	bpl.n	80089d4 <_printf_float+0x23c>
 80089b4:	4631      	mov	r1, r6
 80089b6:	4628      	mov	r0, r5
 80089b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089bc:	47b8      	blx	r7
 80089be:	3001      	adds	r0, #1
 80089c0:	f43f af45 	beq.w	800884e <_printf_float+0xb6>
 80089c4:	f04f 0900 	mov.w	r9, #0
 80089c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80089cc:	f104 0a1a 	add.w	sl, r4, #26
 80089d0:	45c8      	cmp	r8, r9
 80089d2:	dc09      	bgt.n	80089e8 <_printf_float+0x250>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	079b      	lsls	r3, r3, #30
 80089d8:	f100 8103 	bmi.w	8008be2 <_printf_float+0x44a>
 80089dc:	68e0      	ldr	r0, [r4, #12]
 80089de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089e0:	4298      	cmp	r0, r3
 80089e2:	bfb8      	it	lt
 80089e4:	4618      	movlt	r0, r3
 80089e6:	e734      	b.n	8008852 <_printf_float+0xba>
 80089e8:	2301      	movs	r3, #1
 80089ea:	4652      	mov	r2, sl
 80089ec:	4631      	mov	r1, r6
 80089ee:	4628      	mov	r0, r5
 80089f0:	47b8      	blx	r7
 80089f2:	3001      	adds	r0, #1
 80089f4:	f43f af2b 	beq.w	800884e <_printf_float+0xb6>
 80089f8:	f109 0901 	add.w	r9, r9, #1
 80089fc:	e7e8      	b.n	80089d0 <_printf_float+0x238>
 80089fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	dc39      	bgt.n	8008a78 <_printf_float+0x2e0>
 8008a04:	2301      	movs	r3, #1
 8008a06:	4a1b      	ldr	r2, [pc, #108]	@ (8008a74 <_printf_float+0x2dc>)
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	47b8      	blx	r7
 8008a0e:	3001      	adds	r0, #1
 8008a10:	f43f af1d 	beq.w	800884e <_printf_float+0xb6>
 8008a14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008a18:	ea59 0303 	orrs.w	r3, r9, r3
 8008a1c:	d102      	bne.n	8008a24 <_printf_float+0x28c>
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	07d9      	lsls	r1, r3, #31
 8008a22:	d5d7      	bpl.n	80089d4 <_printf_float+0x23c>
 8008a24:	4631      	mov	r1, r6
 8008a26:	4628      	mov	r0, r5
 8008a28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a2c:	47b8      	blx	r7
 8008a2e:	3001      	adds	r0, #1
 8008a30:	f43f af0d 	beq.w	800884e <_printf_float+0xb6>
 8008a34:	f04f 0a00 	mov.w	sl, #0
 8008a38:	f104 0b1a 	add.w	fp, r4, #26
 8008a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3e:	425b      	negs	r3, r3
 8008a40:	4553      	cmp	r3, sl
 8008a42:	dc01      	bgt.n	8008a48 <_printf_float+0x2b0>
 8008a44:	464b      	mov	r3, r9
 8008a46:	e793      	b.n	8008970 <_printf_float+0x1d8>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	465a      	mov	r2, fp
 8008a4c:	4631      	mov	r1, r6
 8008a4e:	4628      	mov	r0, r5
 8008a50:	47b8      	blx	r7
 8008a52:	3001      	adds	r0, #1
 8008a54:	f43f aefb 	beq.w	800884e <_printf_float+0xb6>
 8008a58:	f10a 0a01 	add.w	sl, sl, #1
 8008a5c:	e7ee      	b.n	8008a3c <_printf_float+0x2a4>
 8008a5e:	bf00      	nop
 8008a60:	7fefffff 	.word	0x7fefffff
 8008a64:	0800c0e0 	.word	0x0800c0e0
 8008a68:	0800c0dc 	.word	0x0800c0dc
 8008a6c:	0800c0e8 	.word	0x0800c0e8
 8008a70:	0800c0e4 	.word	0x0800c0e4
 8008a74:	0800c0ec 	.word	0x0800c0ec
 8008a78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008a7e:	4553      	cmp	r3, sl
 8008a80:	bfa8      	it	ge
 8008a82:	4653      	movge	r3, sl
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	4699      	mov	r9, r3
 8008a88:	dc36      	bgt.n	8008af8 <_printf_float+0x360>
 8008a8a:	f04f 0b00 	mov.w	fp, #0
 8008a8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a92:	f104 021a 	add.w	r2, r4, #26
 8008a96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a98:	9306      	str	r3, [sp, #24]
 8008a9a:	eba3 0309 	sub.w	r3, r3, r9
 8008a9e:	455b      	cmp	r3, fp
 8008aa0:	dc31      	bgt.n	8008b06 <_printf_float+0x36e>
 8008aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa4:	459a      	cmp	sl, r3
 8008aa6:	dc3a      	bgt.n	8008b1e <_printf_float+0x386>
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	07da      	lsls	r2, r3, #31
 8008aac:	d437      	bmi.n	8008b1e <_printf_float+0x386>
 8008aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ab0:	ebaa 0903 	sub.w	r9, sl, r3
 8008ab4:	9b06      	ldr	r3, [sp, #24]
 8008ab6:	ebaa 0303 	sub.w	r3, sl, r3
 8008aba:	4599      	cmp	r9, r3
 8008abc:	bfa8      	it	ge
 8008abe:	4699      	movge	r9, r3
 8008ac0:	f1b9 0f00 	cmp.w	r9, #0
 8008ac4:	dc33      	bgt.n	8008b2e <_printf_float+0x396>
 8008ac6:	f04f 0800 	mov.w	r8, #0
 8008aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ace:	f104 0b1a 	add.w	fp, r4, #26
 8008ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad4:	ebaa 0303 	sub.w	r3, sl, r3
 8008ad8:	eba3 0309 	sub.w	r3, r3, r9
 8008adc:	4543      	cmp	r3, r8
 8008ade:	f77f af79 	ble.w	80089d4 <_printf_float+0x23c>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	465a      	mov	r2, fp
 8008ae6:	4631      	mov	r1, r6
 8008ae8:	4628      	mov	r0, r5
 8008aea:	47b8      	blx	r7
 8008aec:	3001      	adds	r0, #1
 8008aee:	f43f aeae 	beq.w	800884e <_printf_float+0xb6>
 8008af2:	f108 0801 	add.w	r8, r8, #1
 8008af6:	e7ec      	b.n	8008ad2 <_printf_float+0x33a>
 8008af8:	4642      	mov	r2, r8
 8008afa:	4631      	mov	r1, r6
 8008afc:	4628      	mov	r0, r5
 8008afe:	47b8      	blx	r7
 8008b00:	3001      	adds	r0, #1
 8008b02:	d1c2      	bne.n	8008a8a <_printf_float+0x2f2>
 8008b04:	e6a3      	b.n	800884e <_printf_float+0xb6>
 8008b06:	2301      	movs	r3, #1
 8008b08:	4631      	mov	r1, r6
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	9206      	str	r2, [sp, #24]
 8008b0e:	47b8      	blx	r7
 8008b10:	3001      	adds	r0, #1
 8008b12:	f43f ae9c 	beq.w	800884e <_printf_float+0xb6>
 8008b16:	f10b 0b01 	add.w	fp, fp, #1
 8008b1a:	9a06      	ldr	r2, [sp, #24]
 8008b1c:	e7bb      	b.n	8008a96 <_printf_float+0x2fe>
 8008b1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b22:	4631      	mov	r1, r6
 8008b24:	4628      	mov	r0, r5
 8008b26:	47b8      	blx	r7
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d1c0      	bne.n	8008aae <_printf_float+0x316>
 8008b2c:	e68f      	b.n	800884e <_printf_float+0xb6>
 8008b2e:	9a06      	ldr	r2, [sp, #24]
 8008b30:	464b      	mov	r3, r9
 8008b32:	4631      	mov	r1, r6
 8008b34:	4628      	mov	r0, r5
 8008b36:	4442      	add	r2, r8
 8008b38:	47b8      	blx	r7
 8008b3a:	3001      	adds	r0, #1
 8008b3c:	d1c3      	bne.n	8008ac6 <_printf_float+0x32e>
 8008b3e:	e686      	b.n	800884e <_printf_float+0xb6>
 8008b40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b44:	f1ba 0f01 	cmp.w	sl, #1
 8008b48:	dc01      	bgt.n	8008b4e <_printf_float+0x3b6>
 8008b4a:	07db      	lsls	r3, r3, #31
 8008b4c:	d536      	bpl.n	8008bbc <_printf_float+0x424>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	4642      	mov	r2, r8
 8008b52:	4631      	mov	r1, r6
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b8      	blx	r7
 8008b58:	3001      	adds	r0, #1
 8008b5a:	f43f ae78 	beq.w	800884e <_printf_float+0xb6>
 8008b5e:	4631      	mov	r1, r6
 8008b60:	4628      	mov	r0, r5
 8008b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b66:	47b8      	blx	r7
 8008b68:	3001      	adds	r0, #1
 8008b6a:	f43f ae70 	beq.w	800884e <_printf_float+0xb6>
 8008b6e:	2200      	movs	r2, #0
 8008b70:	2300      	movs	r3, #0
 8008b72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b7a:	f7f7 ff89 	bl	8000a90 <__aeabi_dcmpeq>
 8008b7e:	b9c0      	cbnz	r0, 8008bb2 <_printf_float+0x41a>
 8008b80:	4653      	mov	r3, sl
 8008b82:	f108 0201 	add.w	r2, r8, #1
 8008b86:	4631      	mov	r1, r6
 8008b88:	4628      	mov	r0, r5
 8008b8a:	47b8      	blx	r7
 8008b8c:	3001      	adds	r0, #1
 8008b8e:	d10c      	bne.n	8008baa <_printf_float+0x412>
 8008b90:	e65d      	b.n	800884e <_printf_float+0xb6>
 8008b92:	2301      	movs	r3, #1
 8008b94:	465a      	mov	r2, fp
 8008b96:	4631      	mov	r1, r6
 8008b98:	4628      	mov	r0, r5
 8008b9a:	47b8      	blx	r7
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	f43f ae56 	beq.w	800884e <_printf_float+0xb6>
 8008ba2:	f108 0801 	add.w	r8, r8, #1
 8008ba6:	45d0      	cmp	r8, sl
 8008ba8:	dbf3      	blt.n	8008b92 <_printf_float+0x3fa>
 8008baa:	464b      	mov	r3, r9
 8008bac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008bb0:	e6df      	b.n	8008972 <_printf_float+0x1da>
 8008bb2:	f04f 0800 	mov.w	r8, #0
 8008bb6:	f104 0b1a 	add.w	fp, r4, #26
 8008bba:	e7f4      	b.n	8008ba6 <_printf_float+0x40e>
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	4642      	mov	r2, r8
 8008bc0:	e7e1      	b.n	8008b86 <_printf_float+0x3ee>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	464a      	mov	r2, r9
 8008bc6:	4631      	mov	r1, r6
 8008bc8:	4628      	mov	r0, r5
 8008bca:	47b8      	blx	r7
 8008bcc:	3001      	adds	r0, #1
 8008bce:	f43f ae3e 	beq.w	800884e <_printf_float+0xb6>
 8008bd2:	f108 0801 	add.w	r8, r8, #1
 8008bd6:	68e3      	ldr	r3, [r4, #12]
 8008bd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bda:	1a5b      	subs	r3, r3, r1
 8008bdc:	4543      	cmp	r3, r8
 8008bde:	dcf0      	bgt.n	8008bc2 <_printf_float+0x42a>
 8008be0:	e6fc      	b.n	80089dc <_printf_float+0x244>
 8008be2:	f04f 0800 	mov.w	r8, #0
 8008be6:	f104 0919 	add.w	r9, r4, #25
 8008bea:	e7f4      	b.n	8008bd6 <_printf_float+0x43e>

08008bec <_printf_common>:
 8008bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bf0:	4616      	mov	r6, r2
 8008bf2:	4698      	mov	r8, r3
 8008bf4:	688a      	ldr	r2, [r1, #8]
 8008bf6:	4607      	mov	r7, r0
 8008bf8:	690b      	ldr	r3, [r1, #16]
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c00:	4293      	cmp	r3, r2
 8008c02:	bfb8      	it	lt
 8008c04:	4613      	movlt	r3, r2
 8008c06:	6033      	str	r3, [r6, #0]
 8008c08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c0c:	b10a      	cbz	r2, 8008c12 <_printf_common+0x26>
 8008c0e:	3301      	adds	r3, #1
 8008c10:	6033      	str	r3, [r6, #0]
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	0699      	lsls	r1, r3, #26
 8008c16:	bf42      	ittt	mi
 8008c18:	6833      	ldrmi	r3, [r6, #0]
 8008c1a:	3302      	addmi	r3, #2
 8008c1c:	6033      	strmi	r3, [r6, #0]
 8008c1e:	6825      	ldr	r5, [r4, #0]
 8008c20:	f015 0506 	ands.w	r5, r5, #6
 8008c24:	d106      	bne.n	8008c34 <_printf_common+0x48>
 8008c26:	f104 0a19 	add.w	sl, r4, #25
 8008c2a:	68e3      	ldr	r3, [r4, #12]
 8008c2c:	6832      	ldr	r2, [r6, #0]
 8008c2e:	1a9b      	subs	r3, r3, r2
 8008c30:	42ab      	cmp	r3, r5
 8008c32:	dc2b      	bgt.n	8008c8c <_printf_common+0xa0>
 8008c34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c38:	6822      	ldr	r2, [r4, #0]
 8008c3a:	3b00      	subs	r3, #0
 8008c3c:	bf18      	it	ne
 8008c3e:	2301      	movne	r3, #1
 8008c40:	0692      	lsls	r2, r2, #26
 8008c42:	d430      	bmi.n	8008ca6 <_printf_common+0xba>
 8008c44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c48:	4641      	mov	r1, r8
 8008c4a:	4638      	mov	r0, r7
 8008c4c:	47c8      	blx	r9
 8008c4e:	3001      	adds	r0, #1
 8008c50:	d023      	beq.n	8008c9a <_printf_common+0xae>
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	341a      	adds	r4, #26
 8008c56:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8008c5a:	f003 0306 	and.w	r3, r3, #6
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	bf0a      	itet	eq
 8008c62:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8008c66:	2500      	movne	r5, #0
 8008c68:	6833      	ldreq	r3, [r6, #0]
 8008c6a:	f04f 0600 	mov.w	r6, #0
 8008c6e:	bf08      	it	eq
 8008c70:	1aed      	subeq	r5, r5, r3
 8008c72:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008c76:	bf08      	it	eq
 8008c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	bfc4      	itt	gt
 8008c80:	1a9b      	subgt	r3, r3, r2
 8008c82:	18ed      	addgt	r5, r5, r3
 8008c84:	42b5      	cmp	r5, r6
 8008c86:	d11a      	bne.n	8008cbe <_printf_common+0xd2>
 8008c88:	2000      	movs	r0, #0
 8008c8a:	e008      	b.n	8008c9e <_printf_common+0xb2>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	4652      	mov	r2, sl
 8008c90:	4641      	mov	r1, r8
 8008c92:	4638      	mov	r0, r7
 8008c94:	47c8      	blx	r9
 8008c96:	3001      	adds	r0, #1
 8008c98:	d103      	bne.n	8008ca2 <_printf_common+0xb6>
 8008c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca2:	3501      	adds	r5, #1
 8008ca4:	e7c1      	b.n	8008c2a <_printf_common+0x3e>
 8008ca6:	18e1      	adds	r1, r4, r3
 8008ca8:	1c5a      	adds	r2, r3, #1
 8008caa:	2030      	movs	r0, #48	@ 0x30
 8008cac:	3302      	adds	r3, #2
 8008cae:	4422      	add	r2, r4
 8008cb0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008cb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008cb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008cbc:	e7c2      	b.n	8008c44 <_printf_common+0x58>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4622      	mov	r2, r4
 8008cc2:	4641      	mov	r1, r8
 8008cc4:	4638      	mov	r0, r7
 8008cc6:	47c8      	blx	r9
 8008cc8:	3001      	adds	r0, #1
 8008cca:	d0e6      	beq.n	8008c9a <_printf_common+0xae>
 8008ccc:	3601      	adds	r6, #1
 8008cce:	e7d9      	b.n	8008c84 <_printf_common+0x98>

08008cd0 <_printf_i>:
 8008cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cd4:	7e0f      	ldrb	r7, [r1, #24]
 8008cd6:	4691      	mov	r9, r2
 8008cd8:	4680      	mov	r8, r0
 8008cda:	460c      	mov	r4, r1
 8008cdc:	2f78      	cmp	r7, #120	@ 0x78
 8008cde:	469a      	mov	sl, r3
 8008ce0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ce2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ce6:	d807      	bhi.n	8008cf8 <_printf_i+0x28>
 8008ce8:	2f62      	cmp	r7, #98	@ 0x62
 8008cea:	d80a      	bhi.n	8008d02 <_printf_i+0x32>
 8008cec:	2f00      	cmp	r7, #0
 8008cee:	f000 80d1 	beq.w	8008e94 <_printf_i+0x1c4>
 8008cf2:	2f58      	cmp	r7, #88	@ 0x58
 8008cf4:	f000 80b8 	beq.w	8008e68 <_printf_i+0x198>
 8008cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d00:	e03a      	b.n	8008d78 <_printf_i+0xa8>
 8008d02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d06:	2b15      	cmp	r3, #21
 8008d08:	d8f6      	bhi.n	8008cf8 <_printf_i+0x28>
 8008d0a:	a101      	add	r1, pc, #4	@ (adr r1, 8008d10 <_printf_i+0x40>)
 8008d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d10:	08008d69 	.word	0x08008d69
 8008d14:	08008d7d 	.word	0x08008d7d
 8008d18:	08008cf9 	.word	0x08008cf9
 8008d1c:	08008cf9 	.word	0x08008cf9
 8008d20:	08008cf9 	.word	0x08008cf9
 8008d24:	08008cf9 	.word	0x08008cf9
 8008d28:	08008d7d 	.word	0x08008d7d
 8008d2c:	08008cf9 	.word	0x08008cf9
 8008d30:	08008cf9 	.word	0x08008cf9
 8008d34:	08008cf9 	.word	0x08008cf9
 8008d38:	08008cf9 	.word	0x08008cf9
 8008d3c:	08008e7b 	.word	0x08008e7b
 8008d40:	08008da7 	.word	0x08008da7
 8008d44:	08008e35 	.word	0x08008e35
 8008d48:	08008cf9 	.word	0x08008cf9
 8008d4c:	08008cf9 	.word	0x08008cf9
 8008d50:	08008e9d 	.word	0x08008e9d
 8008d54:	08008cf9 	.word	0x08008cf9
 8008d58:	08008da7 	.word	0x08008da7
 8008d5c:	08008cf9 	.word	0x08008cf9
 8008d60:	08008cf9 	.word	0x08008cf9
 8008d64:	08008e3d 	.word	0x08008e3d
 8008d68:	6833      	ldr	r3, [r6, #0]
 8008d6a:	1d1a      	adds	r2, r3, #4
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6032      	str	r2, [r6, #0]
 8008d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e09c      	b.n	8008eb6 <_printf_i+0x1e6>
 8008d7c:	6833      	ldr	r3, [r6, #0]
 8008d7e:	6820      	ldr	r0, [r4, #0]
 8008d80:	1d19      	adds	r1, r3, #4
 8008d82:	6031      	str	r1, [r6, #0]
 8008d84:	0606      	lsls	r6, r0, #24
 8008d86:	d501      	bpl.n	8008d8c <_printf_i+0xbc>
 8008d88:	681d      	ldr	r5, [r3, #0]
 8008d8a:	e003      	b.n	8008d94 <_printf_i+0xc4>
 8008d8c:	0645      	lsls	r5, r0, #25
 8008d8e:	d5fb      	bpl.n	8008d88 <_printf_i+0xb8>
 8008d90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d94:	2d00      	cmp	r5, #0
 8008d96:	da03      	bge.n	8008da0 <_printf_i+0xd0>
 8008d98:	232d      	movs	r3, #45	@ 0x2d
 8008d9a:	426d      	negs	r5, r5
 8008d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008da0:	4858      	ldr	r0, [pc, #352]	@ (8008f04 <_printf_i+0x234>)
 8008da2:	230a      	movs	r3, #10
 8008da4:	e011      	b.n	8008dca <_printf_i+0xfa>
 8008da6:	6821      	ldr	r1, [r4, #0]
 8008da8:	6833      	ldr	r3, [r6, #0]
 8008daa:	0608      	lsls	r0, r1, #24
 8008dac:	f853 5b04 	ldr.w	r5, [r3], #4
 8008db0:	d402      	bmi.n	8008db8 <_printf_i+0xe8>
 8008db2:	0649      	lsls	r1, r1, #25
 8008db4:	bf48      	it	mi
 8008db6:	b2ad      	uxthmi	r5, r5
 8008db8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008dba:	6033      	str	r3, [r6, #0]
 8008dbc:	4851      	ldr	r0, [pc, #324]	@ (8008f04 <_printf_i+0x234>)
 8008dbe:	bf14      	ite	ne
 8008dc0:	230a      	movne	r3, #10
 8008dc2:	2308      	moveq	r3, #8
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008dca:	6866      	ldr	r6, [r4, #4]
 8008dcc:	2e00      	cmp	r6, #0
 8008dce:	60a6      	str	r6, [r4, #8]
 8008dd0:	db05      	blt.n	8008dde <_printf_i+0x10e>
 8008dd2:	6821      	ldr	r1, [r4, #0]
 8008dd4:	432e      	orrs	r6, r5
 8008dd6:	f021 0104 	bic.w	r1, r1, #4
 8008dda:	6021      	str	r1, [r4, #0]
 8008ddc:	d04b      	beq.n	8008e76 <_printf_i+0x1a6>
 8008dde:	4616      	mov	r6, r2
 8008de0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008de4:	fb03 5711 	mls	r7, r3, r1, r5
 8008de8:	5dc7      	ldrb	r7, [r0, r7]
 8008dea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008dee:	462f      	mov	r7, r5
 8008df0:	460d      	mov	r5, r1
 8008df2:	42bb      	cmp	r3, r7
 8008df4:	d9f4      	bls.n	8008de0 <_printf_i+0x110>
 8008df6:	2b08      	cmp	r3, #8
 8008df8:	d10b      	bne.n	8008e12 <_printf_i+0x142>
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	07df      	lsls	r7, r3, #31
 8008dfe:	d508      	bpl.n	8008e12 <_printf_i+0x142>
 8008e00:	6923      	ldr	r3, [r4, #16]
 8008e02:	6861      	ldr	r1, [r4, #4]
 8008e04:	4299      	cmp	r1, r3
 8008e06:	bfde      	ittt	le
 8008e08:	2330      	movle	r3, #48	@ 0x30
 8008e0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e12:	1b92      	subs	r2, r2, r6
 8008e14:	6122      	str	r2, [r4, #16]
 8008e16:	464b      	mov	r3, r9
 8008e18:	aa03      	add	r2, sp, #12
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	4640      	mov	r0, r8
 8008e1e:	f8cd a000 	str.w	sl, [sp]
 8008e22:	f7ff fee3 	bl	8008bec <_printf_common>
 8008e26:	3001      	adds	r0, #1
 8008e28:	d14a      	bne.n	8008ec0 <_printf_i+0x1f0>
 8008e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2e:	b004      	add	sp, #16
 8008e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	f043 0320 	orr.w	r3, r3, #32
 8008e3a:	6023      	str	r3, [r4, #0]
 8008e3c:	2778      	movs	r7, #120	@ 0x78
 8008e3e:	4832      	ldr	r0, [pc, #200]	@ (8008f08 <_printf_i+0x238>)
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e46:	061f      	lsls	r7, r3, #24
 8008e48:	6831      	ldr	r1, [r6, #0]
 8008e4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e4e:	d402      	bmi.n	8008e56 <_printf_i+0x186>
 8008e50:	065f      	lsls	r7, r3, #25
 8008e52:	bf48      	it	mi
 8008e54:	b2ad      	uxthmi	r5, r5
 8008e56:	6031      	str	r1, [r6, #0]
 8008e58:	07d9      	lsls	r1, r3, #31
 8008e5a:	bf44      	itt	mi
 8008e5c:	f043 0320 	orrmi.w	r3, r3, #32
 8008e60:	6023      	strmi	r3, [r4, #0]
 8008e62:	b11d      	cbz	r5, 8008e6c <_printf_i+0x19c>
 8008e64:	2310      	movs	r3, #16
 8008e66:	e7ad      	b.n	8008dc4 <_printf_i+0xf4>
 8008e68:	4826      	ldr	r0, [pc, #152]	@ (8008f04 <_printf_i+0x234>)
 8008e6a:	e7e9      	b.n	8008e40 <_printf_i+0x170>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	f023 0320 	bic.w	r3, r3, #32
 8008e72:	6023      	str	r3, [r4, #0]
 8008e74:	e7f6      	b.n	8008e64 <_printf_i+0x194>
 8008e76:	4616      	mov	r6, r2
 8008e78:	e7bd      	b.n	8008df6 <_printf_i+0x126>
 8008e7a:	6833      	ldr	r3, [r6, #0]
 8008e7c:	6825      	ldr	r5, [r4, #0]
 8008e7e:	1d18      	adds	r0, r3, #4
 8008e80:	6961      	ldr	r1, [r4, #20]
 8008e82:	6030      	str	r0, [r6, #0]
 8008e84:	062e      	lsls	r6, r5, #24
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	d501      	bpl.n	8008e8e <_printf_i+0x1be>
 8008e8a:	6019      	str	r1, [r3, #0]
 8008e8c:	e002      	b.n	8008e94 <_printf_i+0x1c4>
 8008e8e:	0668      	lsls	r0, r5, #25
 8008e90:	d5fb      	bpl.n	8008e8a <_printf_i+0x1ba>
 8008e92:	8019      	strh	r1, [r3, #0]
 8008e94:	2300      	movs	r3, #0
 8008e96:	4616      	mov	r6, r2
 8008e98:	6123      	str	r3, [r4, #16]
 8008e9a:	e7bc      	b.n	8008e16 <_printf_i+0x146>
 8008e9c:	6833      	ldr	r3, [r6, #0]
 8008e9e:	2100      	movs	r1, #0
 8008ea0:	1d1a      	adds	r2, r3, #4
 8008ea2:	6032      	str	r2, [r6, #0]
 8008ea4:	681e      	ldr	r6, [r3, #0]
 8008ea6:	6862      	ldr	r2, [r4, #4]
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f000 f9c6 	bl	800923a <memchr>
 8008eae:	b108      	cbz	r0, 8008eb4 <_printf_i+0x1e4>
 8008eb0:	1b80      	subs	r0, r0, r6
 8008eb2:	6060      	str	r0, [r4, #4]
 8008eb4:	6863      	ldr	r3, [r4, #4]
 8008eb6:	6123      	str	r3, [r4, #16]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ebe:	e7aa      	b.n	8008e16 <_printf_i+0x146>
 8008ec0:	6923      	ldr	r3, [r4, #16]
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	4649      	mov	r1, r9
 8008ec6:	4640      	mov	r0, r8
 8008ec8:	47d0      	blx	sl
 8008eca:	3001      	adds	r0, #1
 8008ecc:	d0ad      	beq.n	8008e2a <_printf_i+0x15a>
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	079b      	lsls	r3, r3, #30
 8008ed2:	d413      	bmi.n	8008efc <_printf_i+0x22c>
 8008ed4:	68e0      	ldr	r0, [r4, #12]
 8008ed6:	9b03      	ldr	r3, [sp, #12]
 8008ed8:	4298      	cmp	r0, r3
 8008eda:	bfb8      	it	lt
 8008edc:	4618      	movlt	r0, r3
 8008ede:	e7a6      	b.n	8008e2e <_printf_i+0x15e>
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	4632      	mov	r2, r6
 8008ee4:	4649      	mov	r1, r9
 8008ee6:	4640      	mov	r0, r8
 8008ee8:	47d0      	blx	sl
 8008eea:	3001      	adds	r0, #1
 8008eec:	d09d      	beq.n	8008e2a <_printf_i+0x15a>
 8008eee:	3501      	adds	r5, #1
 8008ef0:	68e3      	ldr	r3, [r4, #12]
 8008ef2:	9903      	ldr	r1, [sp, #12]
 8008ef4:	1a5b      	subs	r3, r3, r1
 8008ef6:	42ab      	cmp	r3, r5
 8008ef8:	dcf2      	bgt.n	8008ee0 <_printf_i+0x210>
 8008efa:	e7eb      	b.n	8008ed4 <_printf_i+0x204>
 8008efc:	2500      	movs	r5, #0
 8008efe:	f104 0619 	add.w	r6, r4, #25
 8008f02:	e7f5      	b.n	8008ef0 <_printf_i+0x220>
 8008f04:	0800c0ee 	.word	0x0800c0ee
 8008f08:	0800c0ff 	.word	0x0800c0ff

08008f0c <std>:
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	b510      	push	{r4, lr}
 8008f10:	4604      	mov	r4, r0
 8008f12:	6083      	str	r3, [r0, #8]
 8008f14:	8181      	strh	r1, [r0, #12]
 8008f16:	4619      	mov	r1, r3
 8008f18:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f1a:	81c2      	strh	r2, [r0, #14]
 8008f1c:	2208      	movs	r2, #8
 8008f1e:	6183      	str	r3, [r0, #24]
 8008f20:	e9c0 3300 	strd	r3, r3, [r0]
 8008f24:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f28:	305c      	adds	r0, #92	@ 0x5c
 8008f2a:	f000 f906 	bl	800913a <memset>
 8008f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f64 <std+0x58>)
 8008f30:	6224      	str	r4, [r4, #32]
 8008f32:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f34:	4b0c      	ldr	r3, [pc, #48]	@ (8008f68 <std+0x5c>)
 8008f36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f38:	4b0c      	ldr	r3, [pc, #48]	@ (8008f6c <std+0x60>)
 8008f3a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008f70 <std+0x64>)
 8008f3e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f40:	4b0c      	ldr	r3, [pc, #48]	@ (8008f74 <std+0x68>)
 8008f42:	429c      	cmp	r4, r3
 8008f44:	d006      	beq.n	8008f54 <std+0x48>
 8008f46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f4a:	4294      	cmp	r4, r2
 8008f4c:	d002      	beq.n	8008f54 <std+0x48>
 8008f4e:	33d0      	adds	r3, #208	@ 0xd0
 8008f50:	429c      	cmp	r4, r3
 8008f52:	d105      	bne.n	8008f60 <std+0x54>
 8008f54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f5c:	f000 b96a 	b.w	8009234 <__retarget_lock_init_recursive>
 8008f60:	bd10      	pop	{r4, pc}
 8008f62:	bf00      	nop
 8008f64:	080090b5 	.word	0x080090b5
 8008f68:	080090d7 	.word	0x080090d7
 8008f6c:	0800910f 	.word	0x0800910f
 8008f70:	08009133 	.word	0x08009133
 8008f74:	2000166c 	.word	0x2000166c

08008f78 <stdio_exit_handler>:
 8008f78:	4a02      	ldr	r2, [pc, #8]	@ (8008f84 <stdio_exit_handler+0xc>)
 8008f7a:	4903      	ldr	r1, [pc, #12]	@ (8008f88 <stdio_exit_handler+0x10>)
 8008f7c:	4803      	ldr	r0, [pc, #12]	@ (8008f8c <stdio_exit_handler+0x14>)
 8008f7e:	f000 b869 	b.w	8009054 <_fwalk_sglue>
 8008f82:	bf00      	nop
 8008f84:	20000044 	.word	0x20000044
 8008f88:	0800aba5 	.word	0x0800aba5
 8008f8c:	20000054 	.word	0x20000054

08008f90 <cleanup_stdio>:
 8008f90:	6841      	ldr	r1, [r0, #4]
 8008f92:	4b0c      	ldr	r3, [pc, #48]	@ (8008fc4 <cleanup_stdio+0x34>)
 8008f94:	4299      	cmp	r1, r3
 8008f96:	b510      	push	{r4, lr}
 8008f98:	4604      	mov	r4, r0
 8008f9a:	d001      	beq.n	8008fa0 <cleanup_stdio+0x10>
 8008f9c:	f001 fe02 	bl	800aba4 <_fflush_r>
 8008fa0:	68a1      	ldr	r1, [r4, #8]
 8008fa2:	4b09      	ldr	r3, [pc, #36]	@ (8008fc8 <cleanup_stdio+0x38>)
 8008fa4:	4299      	cmp	r1, r3
 8008fa6:	d002      	beq.n	8008fae <cleanup_stdio+0x1e>
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f001 fdfb 	bl	800aba4 <_fflush_r>
 8008fae:	68e1      	ldr	r1, [r4, #12]
 8008fb0:	4b06      	ldr	r3, [pc, #24]	@ (8008fcc <cleanup_stdio+0x3c>)
 8008fb2:	4299      	cmp	r1, r3
 8008fb4:	d004      	beq.n	8008fc0 <cleanup_stdio+0x30>
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fbc:	f001 bdf2 	b.w	800aba4 <_fflush_r>
 8008fc0:	bd10      	pop	{r4, pc}
 8008fc2:	bf00      	nop
 8008fc4:	2000166c 	.word	0x2000166c
 8008fc8:	200016d4 	.word	0x200016d4
 8008fcc:	2000173c 	.word	0x2000173c

08008fd0 <global_stdio_init.part.0>:
 8008fd0:	b510      	push	{r4, lr}
 8008fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8009000 <global_stdio_init.part.0+0x30>)
 8008fd4:	2104      	movs	r1, #4
 8008fd6:	4c0b      	ldr	r4, [pc, #44]	@ (8009004 <global_stdio_init.part.0+0x34>)
 8008fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8009008 <global_stdio_init.part.0+0x38>)
 8008fda:	4620      	mov	r0, r4
 8008fdc:	601a      	str	r2, [r3, #0]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f7ff ff94 	bl	8008f0c <std>
 8008fe4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008fe8:	2201      	movs	r2, #1
 8008fea:	2109      	movs	r1, #9
 8008fec:	f7ff ff8e 	bl	8008f0c <std>
 8008ff0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ff4:	2202      	movs	r2, #2
 8008ff6:	2112      	movs	r1, #18
 8008ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ffc:	f7ff bf86 	b.w	8008f0c <std>
 8009000:	200017a4 	.word	0x200017a4
 8009004:	2000166c 	.word	0x2000166c
 8009008:	08008f79 	.word	0x08008f79

0800900c <__sfp_lock_acquire>:
 800900c:	4801      	ldr	r0, [pc, #4]	@ (8009014 <__sfp_lock_acquire+0x8>)
 800900e:	f000 b912 	b.w	8009236 <__retarget_lock_acquire_recursive>
 8009012:	bf00      	nop
 8009014:	200017ad 	.word	0x200017ad

08009018 <__sfp_lock_release>:
 8009018:	4801      	ldr	r0, [pc, #4]	@ (8009020 <__sfp_lock_release+0x8>)
 800901a:	f000 b90d 	b.w	8009238 <__retarget_lock_release_recursive>
 800901e:	bf00      	nop
 8009020:	200017ad 	.word	0x200017ad

08009024 <__sinit>:
 8009024:	b510      	push	{r4, lr}
 8009026:	4604      	mov	r4, r0
 8009028:	f7ff fff0 	bl	800900c <__sfp_lock_acquire>
 800902c:	6a23      	ldr	r3, [r4, #32]
 800902e:	b11b      	cbz	r3, 8009038 <__sinit+0x14>
 8009030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009034:	f7ff bff0 	b.w	8009018 <__sfp_lock_release>
 8009038:	4b04      	ldr	r3, [pc, #16]	@ (800904c <__sinit+0x28>)
 800903a:	6223      	str	r3, [r4, #32]
 800903c:	4b04      	ldr	r3, [pc, #16]	@ (8009050 <__sinit+0x2c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1f5      	bne.n	8009030 <__sinit+0xc>
 8009044:	f7ff ffc4 	bl	8008fd0 <global_stdio_init.part.0>
 8009048:	e7f2      	b.n	8009030 <__sinit+0xc>
 800904a:	bf00      	nop
 800904c:	08008f91 	.word	0x08008f91
 8009050:	200017a4 	.word	0x200017a4

08009054 <_fwalk_sglue>:
 8009054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009058:	4607      	mov	r7, r0
 800905a:	4688      	mov	r8, r1
 800905c:	4614      	mov	r4, r2
 800905e:	2600      	movs	r6, #0
 8009060:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009064:	f1b9 0901 	subs.w	r9, r9, #1
 8009068:	d505      	bpl.n	8009076 <_fwalk_sglue+0x22>
 800906a:	6824      	ldr	r4, [r4, #0]
 800906c:	2c00      	cmp	r4, #0
 800906e:	d1f7      	bne.n	8009060 <_fwalk_sglue+0xc>
 8009070:	4630      	mov	r0, r6
 8009072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009076:	89ab      	ldrh	r3, [r5, #12]
 8009078:	2b01      	cmp	r3, #1
 800907a:	d907      	bls.n	800908c <_fwalk_sglue+0x38>
 800907c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009080:	3301      	adds	r3, #1
 8009082:	d003      	beq.n	800908c <_fwalk_sglue+0x38>
 8009084:	4629      	mov	r1, r5
 8009086:	4638      	mov	r0, r7
 8009088:	47c0      	blx	r8
 800908a:	4306      	orrs	r6, r0
 800908c:	3568      	adds	r5, #104	@ 0x68
 800908e:	e7e9      	b.n	8009064 <_fwalk_sglue+0x10>

08009090 <iprintf>:
 8009090:	b40f      	push	{r0, r1, r2, r3}
 8009092:	b507      	push	{r0, r1, r2, lr}
 8009094:	4906      	ldr	r1, [pc, #24]	@ (80090b0 <iprintf+0x20>)
 8009096:	ab04      	add	r3, sp, #16
 8009098:	6808      	ldr	r0, [r1, #0]
 800909a:	f853 2b04 	ldr.w	r2, [r3], #4
 800909e:	6881      	ldr	r1, [r0, #8]
 80090a0:	9301      	str	r3, [sp, #4]
 80090a2:	f001 fbe3 	bl	800a86c <_vfiprintf_r>
 80090a6:	b003      	add	sp, #12
 80090a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80090ac:	b004      	add	sp, #16
 80090ae:	4770      	bx	lr
 80090b0:	20000050 	.word	0x20000050

080090b4 <__sread>:
 80090b4:	b510      	push	{r4, lr}
 80090b6:	460c      	mov	r4, r1
 80090b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090bc:	f000 f86c 	bl	8009198 <_read_r>
 80090c0:	2800      	cmp	r0, #0
 80090c2:	bfab      	itete	ge
 80090c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80090c6:	89a3      	ldrhlt	r3, [r4, #12]
 80090c8:	181b      	addge	r3, r3, r0
 80090ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090ce:	bfac      	ite	ge
 80090d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090d2:	81a3      	strhlt	r3, [r4, #12]
 80090d4:	bd10      	pop	{r4, pc}

080090d6 <__swrite>:
 80090d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090da:	461f      	mov	r7, r3
 80090dc:	898b      	ldrh	r3, [r1, #12]
 80090de:	4605      	mov	r5, r0
 80090e0:	460c      	mov	r4, r1
 80090e2:	05db      	lsls	r3, r3, #23
 80090e4:	4616      	mov	r6, r2
 80090e6:	d505      	bpl.n	80090f4 <__swrite+0x1e>
 80090e8:	2302      	movs	r3, #2
 80090ea:	2200      	movs	r2, #0
 80090ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090f0:	f000 f840 	bl	8009174 <_lseek_r>
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	4632      	mov	r2, r6
 80090f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090fc:	4628      	mov	r0, r5
 80090fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009102:	81a3      	strh	r3, [r4, #12]
 8009104:	463b      	mov	r3, r7
 8009106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800910a:	f000 b857 	b.w	80091bc <_write_r>

0800910e <__sseek>:
 800910e:	b510      	push	{r4, lr}
 8009110:	460c      	mov	r4, r1
 8009112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009116:	f000 f82d 	bl	8009174 <_lseek_r>
 800911a:	1c43      	adds	r3, r0, #1
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	bf15      	itete	ne
 8009120:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009122:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009126:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800912a:	81a3      	strheq	r3, [r4, #12]
 800912c:	bf18      	it	ne
 800912e:	81a3      	strhne	r3, [r4, #12]
 8009130:	bd10      	pop	{r4, pc}

08009132 <__sclose>:
 8009132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009136:	f000 b80d 	b.w	8009154 <_close_r>

0800913a <memset>:
 800913a:	4402      	add	r2, r0
 800913c:	4603      	mov	r3, r0
 800913e:	4293      	cmp	r3, r2
 8009140:	d100      	bne.n	8009144 <memset+0xa>
 8009142:	4770      	bx	lr
 8009144:	f803 1b01 	strb.w	r1, [r3], #1
 8009148:	e7f9      	b.n	800913e <memset+0x4>
	...

0800914c <_localeconv_r>:
 800914c:	4800      	ldr	r0, [pc, #0]	@ (8009150 <_localeconv_r+0x4>)
 800914e:	4770      	bx	lr
 8009150:	20000190 	.word	0x20000190

08009154 <_close_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	2300      	movs	r3, #0
 8009158:	4d05      	ldr	r5, [pc, #20]	@ (8009170 <_close_r+0x1c>)
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	f7f8 fd9e 	bl	8001ca0 <_close>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_close_r+0x1a>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_close_r+0x1a>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	200017a8 	.word	0x200017a8

08009174 <_lseek_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4604      	mov	r4, r0
 8009178:	4d06      	ldr	r5, [pc, #24]	@ (8009194 <_lseek_r+0x20>)
 800917a:	4608      	mov	r0, r1
 800917c:	4611      	mov	r1, r2
 800917e:	2200      	movs	r2, #0
 8009180:	602a      	str	r2, [r5, #0]
 8009182:	461a      	mov	r2, r3
 8009184:	f7f8 fdb3 	bl	8001cee <_lseek>
 8009188:	1c43      	adds	r3, r0, #1
 800918a:	d102      	bne.n	8009192 <_lseek_r+0x1e>
 800918c:	682b      	ldr	r3, [r5, #0]
 800918e:	b103      	cbz	r3, 8009192 <_lseek_r+0x1e>
 8009190:	6023      	str	r3, [r4, #0]
 8009192:	bd38      	pop	{r3, r4, r5, pc}
 8009194:	200017a8 	.word	0x200017a8

08009198 <_read_r>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	4604      	mov	r4, r0
 800919c:	4d06      	ldr	r5, [pc, #24]	@ (80091b8 <_read_r+0x20>)
 800919e:	4608      	mov	r0, r1
 80091a0:	4611      	mov	r1, r2
 80091a2:	2200      	movs	r2, #0
 80091a4:	602a      	str	r2, [r5, #0]
 80091a6:	461a      	mov	r2, r3
 80091a8:	f7f8 fd41 	bl	8001c2e <_read>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d102      	bne.n	80091b6 <_read_r+0x1e>
 80091b0:	682b      	ldr	r3, [r5, #0]
 80091b2:	b103      	cbz	r3, 80091b6 <_read_r+0x1e>
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	bd38      	pop	{r3, r4, r5, pc}
 80091b8:	200017a8 	.word	0x200017a8

080091bc <_write_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4604      	mov	r4, r0
 80091c0:	4d06      	ldr	r5, [pc, #24]	@ (80091dc <_write_r+0x20>)
 80091c2:	4608      	mov	r0, r1
 80091c4:	4611      	mov	r1, r2
 80091c6:	2200      	movs	r2, #0
 80091c8:	602a      	str	r2, [r5, #0]
 80091ca:	461a      	mov	r2, r3
 80091cc:	f7f8 fd4c 	bl	8001c68 <_write>
 80091d0:	1c43      	adds	r3, r0, #1
 80091d2:	d102      	bne.n	80091da <_write_r+0x1e>
 80091d4:	682b      	ldr	r3, [r5, #0]
 80091d6:	b103      	cbz	r3, 80091da <_write_r+0x1e>
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	bd38      	pop	{r3, r4, r5, pc}
 80091dc:	200017a8 	.word	0x200017a8

080091e0 <__errno>:
 80091e0:	4b01      	ldr	r3, [pc, #4]	@ (80091e8 <__errno+0x8>)
 80091e2:	6818      	ldr	r0, [r3, #0]
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	20000050 	.word	0x20000050

080091ec <__libc_init_array>:
 80091ec:	b570      	push	{r4, r5, r6, lr}
 80091ee:	4d0d      	ldr	r5, [pc, #52]	@ (8009224 <__libc_init_array+0x38>)
 80091f0:	2600      	movs	r6, #0
 80091f2:	4c0d      	ldr	r4, [pc, #52]	@ (8009228 <__libc_init_array+0x3c>)
 80091f4:	1b64      	subs	r4, r4, r5
 80091f6:	10a4      	asrs	r4, r4, #2
 80091f8:	42a6      	cmp	r6, r4
 80091fa:	d109      	bne.n	8009210 <__libc_init_array+0x24>
 80091fc:	4d0b      	ldr	r5, [pc, #44]	@ (800922c <__libc_init_array+0x40>)
 80091fe:	2600      	movs	r6, #0
 8009200:	4c0b      	ldr	r4, [pc, #44]	@ (8009230 <__libc_init_array+0x44>)
 8009202:	f002 ff05 	bl	800c010 <_init>
 8009206:	1b64      	subs	r4, r4, r5
 8009208:	10a4      	asrs	r4, r4, #2
 800920a:	42a6      	cmp	r6, r4
 800920c:	d105      	bne.n	800921a <__libc_init_array+0x2e>
 800920e:	bd70      	pop	{r4, r5, r6, pc}
 8009210:	f855 3b04 	ldr.w	r3, [r5], #4
 8009214:	3601      	adds	r6, #1
 8009216:	4798      	blx	r3
 8009218:	e7ee      	b.n	80091f8 <__libc_init_array+0xc>
 800921a:	f855 3b04 	ldr.w	r3, [r5], #4
 800921e:	3601      	adds	r6, #1
 8009220:	4798      	blx	r3
 8009222:	e7f2      	b.n	800920a <__libc_init_array+0x1e>
 8009224:	0800c638 	.word	0x0800c638
 8009228:	0800c638 	.word	0x0800c638
 800922c:	0800c638 	.word	0x0800c638
 8009230:	0800c63c 	.word	0x0800c63c

08009234 <__retarget_lock_init_recursive>:
 8009234:	4770      	bx	lr

08009236 <__retarget_lock_acquire_recursive>:
 8009236:	4770      	bx	lr

08009238 <__retarget_lock_release_recursive>:
 8009238:	4770      	bx	lr

0800923a <memchr>:
 800923a:	b2c9      	uxtb	r1, r1
 800923c:	4603      	mov	r3, r0
 800923e:	4402      	add	r2, r0
 8009240:	b510      	push	{r4, lr}
 8009242:	4293      	cmp	r3, r2
 8009244:	4618      	mov	r0, r3
 8009246:	d101      	bne.n	800924c <memchr+0x12>
 8009248:	2000      	movs	r0, #0
 800924a:	e003      	b.n	8009254 <memchr+0x1a>
 800924c:	7804      	ldrb	r4, [r0, #0]
 800924e:	3301      	adds	r3, #1
 8009250:	428c      	cmp	r4, r1
 8009252:	d1f6      	bne.n	8009242 <memchr+0x8>
 8009254:	bd10      	pop	{r4, pc}

08009256 <quorem>:
 8009256:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925a:	6903      	ldr	r3, [r0, #16]
 800925c:	4607      	mov	r7, r0
 800925e:	690c      	ldr	r4, [r1, #16]
 8009260:	42a3      	cmp	r3, r4
 8009262:	f2c0 8083 	blt.w	800936c <quorem+0x116>
 8009266:	3c01      	subs	r4, #1
 8009268:	f100 0514 	add.w	r5, r0, #20
 800926c:	f101 0814 	add.w	r8, r1, #20
 8009270:	00a3      	lsls	r3, r4, #2
 8009272:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009276:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009280:	9301      	str	r3, [sp, #4]
 8009282:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009286:	3301      	adds	r3, #1
 8009288:	429a      	cmp	r2, r3
 800928a:	fbb2 f6f3 	udiv	r6, r2, r3
 800928e:	d331      	bcc.n	80092f4 <quorem+0x9e>
 8009290:	f04f 0a00 	mov.w	sl, #0
 8009294:	46c4      	mov	ip, r8
 8009296:	46ae      	mov	lr, r5
 8009298:	46d3      	mov	fp, sl
 800929a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800929e:	b298      	uxth	r0, r3
 80092a0:	45e1      	cmp	r9, ip
 80092a2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80092a6:	fb06 a000 	mla	r0, r6, r0, sl
 80092aa:	ea4f 4210 	mov.w	r2, r0, lsr #16
 80092ae:	b280      	uxth	r0, r0
 80092b0:	fb06 2303 	mla	r3, r6, r3, r2
 80092b4:	f8de 2000 	ldr.w	r2, [lr]
 80092b8:	b292      	uxth	r2, r2
 80092ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092be:	eba2 0200 	sub.w	r2, r2, r0
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	f8de 0000 	ldr.w	r0, [lr]
 80092c8:	445a      	add	r2, fp
 80092ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80092ce:	b292      	uxth	r2, r2
 80092d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80092d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80092d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80092dc:	f84e 2b04 	str.w	r2, [lr], #4
 80092e0:	d2db      	bcs.n	800929a <quorem+0x44>
 80092e2:	9b00      	ldr	r3, [sp, #0]
 80092e4:	58eb      	ldr	r3, [r5, r3]
 80092e6:	b92b      	cbnz	r3, 80092f4 <quorem+0x9e>
 80092e8:	9b01      	ldr	r3, [sp, #4]
 80092ea:	3b04      	subs	r3, #4
 80092ec:	429d      	cmp	r5, r3
 80092ee:	461a      	mov	r2, r3
 80092f0:	d330      	bcc.n	8009354 <quorem+0xfe>
 80092f2:	613c      	str	r4, [r7, #16]
 80092f4:	4638      	mov	r0, r7
 80092f6:	f001 f983 	bl	800a600 <__mcmp>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	db26      	blt.n	800934c <quorem+0xf6>
 80092fe:	4629      	mov	r1, r5
 8009300:	2000      	movs	r0, #0
 8009302:	f858 2b04 	ldr.w	r2, [r8], #4
 8009306:	f8d1 c000 	ldr.w	ip, [r1]
 800930a:	fa1f fe82 	uxth.w	lr, r2
 800930e:	45c1      	cmp	r9, r8
 8009310:	fa1f f38c 	uxth.w	r3, ip
 8009314:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009318:	eba3 030e 	sub.w	r3, r3, lr
 800931c:	4403      	add	r3, r0
 800931e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009322:	b29b      	uxth	r3, r3
 8009324:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009328:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800932c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009330:	f841 3b04 	str.w	r3, [r1], #4
 8009334:	d2e5      	bcs.n	8009302 <quorem+0xac>
 8009336:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800933a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800933e:	b922      	cbnz	r2, 800934a <quorem+0xf4>
 8009340:	3b04      	subs	r3, #4
 8009342:	429d      	cmp	r5, r3
 8009344:	461a      	mov	r2, r3
 8009346:	d30b      	bcc.n	8009360 <quorem+0x10a>
 8009348:	613c      	str	r4, [r7, #16]
 800934a:	3601      	adds	r6, #1
 800934c:	4630      	mov	r0, r6
 800934e:	b003      	add	sp, #12
 8009350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009354:	6812      	ldr	r2, [r2, #0]
 8009356:	3b04      	subs	r3, #4
 8009358:	2a00      	cmp	r2, #0
 800935a:	d1ca      	bne.n	80092f2 <quorem+0x9c>
 800935c:	3c01      	subs	r4, #1
 800935e:	e7c5      	b.n	80092ec <quorem+0x96>
 8009360:	6812      	ldr	r2, [r2, #0]
 8009362:	3b04      	subs	r3, #4
 8009364:	2a00      	cmp	r2, #0
 8009366:	d1ef      	bne.n	8009348 <quorem+0xf2>
 8009368:	3c01      	subs	r4, #1
 800936a:	e7ea      	b.n	8009342 <quorem+0xec>
 800936c:	2000      	movs	r0, #0
 800936e:	e7ee      	b.n	800934e <quorem+0xf8>

08009370 <_dtoa_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	69c7      	ldr	r7, [r0, #28]
 8009376:	b097      	sub	sp, #92	@ 0x5c
 8009378:	4681      	mov	r9, r0
 800937a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800937c:	9107      	str	r1, [sp, #28]
 800937e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009380:	9311      	str	r3, [sp, #68]	@ 0x44
 8009382:	ec55 4b10 	vmov	r4, r5, d0
 8009386:	ed8d 0b04 	vstr	d0, [sp, #16]
 800938a:	b97f      	cbnz	r7, 80093ac <_dtoa_r+0x3c>
 800938c:	2010      	movs	r0, #16
 800938e:	f000 fe0b 	bl	8009fa8 <malloc>
 8009392:	4602      	mov	r2, r0
 8009394:	f8c9 001c 	str.w	r0, [r9, #28]
 8009398:	b920      	cbnz	r0, 80093a4 <_dtoa_r+0x34>
 800939a:	4ba9      	ldr	r3, [pc, #676]	@ (8009640 <_dtoa_r+0x2d0>)
 800939c:	21ef      	movs	r1, #239	@ 0xef
 800939e:	48a9      	ldr	r0, [pc, #676]	@ (8009644 <_dtoa_r+0x2d4>)
 80093a0:	f001 fcda 	bl	800ad58 <__assert_func>
 80093a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80093a8:	6007      	str	r7, [r0, #0]
 80093aa:	60c7      	str	r7, [r0, #12]
 80093ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80093b0:	6819      	ldr	r1, [r3, #0]
 80093b2:	b159      	cbz	r1, 80093cc <_dtoa_r+0x5c>
 80093b4:	685a      	ldr	r2, [r3, #4]
 80093b6:	2301      	movs	r3, #1
 80093b8:	4648      	mov	r0, r9
 80093ba:	4093      	lsls	r3, r2
 80093bc:	604a      	str	r2, [r1, #4]
 80093be:	608b      	str	r3, [r1, #8]
 80093c0:	f000 fee8 	bl	800a194 <_Bfree>
 80093c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80093c8:	2200      	movs	r2, #0
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	1e2b      	subs	r3, r5, #0
 80093ce:	bfb7      	itett	lt
 80093d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80093d4:	2300      	movge	r3, #0
 80093d6:	2201      	movlt	r2, #1
 80093d8:	9305      	strlt	r3, [sp, #20]
 80093da:	bfa8      	it	ge
 80093dc:	6033      	strge	r3, [r6, #0]
 80093de:	9f05      	ldr	r7, [sp, #20]
 80093e0:	4b99      	ldr	r3, [pc, #612]	@ (8009648 <_dtoa_r+0x2d8>)
 80093e2:	bfb8      	it	lt
 80093e4:	6032      	strlt	r2, [r6, #0]
 80093e6:	43bb      	bics	r3, r7
 80093e8:	d112      	bne.n	8009410 <_dtoa_r+0xa0>
 80093ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80093ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093f0:	6013      	str	r3, [r2, #0]
 80093f2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80093f6:	4323      	orrs	r3, r4
 80093f8:	f000 855a 	beq.w	8009eb0 <_dtoa_r+0xb40>
 80093fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093fe:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800965c <_dtoa_r+0x2ec>
 8009402:	2b00      	cmp	r3, #0
 8009404:	f000 855c 	beq.w	8009ec0 <_dtoa_r+0xb50>
 8009408:	f10a 0303 	add.w	r3, sl, #3
 800940c:	f000 bd56 	b.w	8009ebc <_dtoa_r+0xb4c>
 8009410:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009414:	2200      	movs	r2, #0
 8009416:	2300      	movs	r3, #0
 8009418:	ec51 0b17 	vmov	r0, r1, d7
 800941c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009420:	f7f7 fb36 	bl	8000a90 <__aeabi_dcmpeq>
 8009424:	4680      	mov	r8, r0
 8009426:	b158      	cbz	r0, 8009440 <_dtoa_r+0xd0>
 8009428:	2301      	movs	r3, #1
 800942a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800942c:	6013      	str	r3, [r2, #0]
 800942e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009430:	b113      	cbz	r3, 8009438 <_dtoa_r+0xc8>
 8009432:	4b86      	ldr	r3, [pc, #536]	@ (800964c <_dtoa_r+0x2dc>)
 8009434:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009436:	6013      	str	r3, [r2, #0]
 8009438:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009660 <_dtoa_r+0x2f0>
 800943c:	f000 bd40 	b.w	8009ec0 <_dtoa_r+0xb50>
 8009440:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009444:	aa14      	add	r2, sp, #80	@ 0x50
 8009446:	a915      	add	r1, sp, #84	@ 0x54
 8009448:	4648      	mov	r0, r9
 800944a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800944e:	f001 f98b 	bl	800a768 <__d2b>
 8009452:	9002      	str	r0, [sp, #8]
 8009454:	2e00      	cmp	r6, #0
 8009456:	d076      	beq.n	8009546 <_dtoa_r+0x1d6>
 8009458:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800945a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800945e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009466:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800946a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800946e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009472:	4619      	mov	r1, r3
 8009474:	2200      	movs	r2, #0
 8009476:	4b76      	ldr	r3, [pc, #472]	@ (8009650 <_dtoa_r+0x2e0>)
 8009478:	f7f6 feea 	bl	8000250 <__aeabi_dsub>
 800947c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009628 <_dtoa_r+0x2b8>)
 800947e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009482:	f7f7 f89d 	bl	80005c0 <__aeabi_dmul>
 8009486:	a36a      	add	r3, pc, #424	@ (adr r3, 8009630 <_dtoa_r+0x2c0>)
 8009488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948c:	f7f6 fee2 	bl	8000254 <__adddf3>
 8009490:	4604      	mov	r4, r0
 8009492:	460d      	mov	r5, r1
 8009494:	4630      	mov	r0, r6
 8009496:	f7f7 f829 	bl	80004ec <__aeabi_i2d>
 800949a:	a367      	add	r3, pc, #412	@ (adr r3, 8009638 <_dtoa_r+0x2c8>)
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	f7f7 f88e 	bl	80005c0 <__aeabi_dmul>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	4620      	mov	r0, r4
 80094aa:	4629      	mov	r1, r5
 80094ac:	f7f6 fed2 	bl	8000254 <__adddf3>
 80094b0:	4604      	mov	r4, r0
 80094b2:	460d      	mov	r5, r1
 80094b4:	f7f7 fb34 	bl	8000b20 <__aeabi_d2iz>
 80094b8:	2200      	movs	r2, #0
 80094ba:	4607      	mov	r7, r0
 80094bc:	2300      	movs	r3, #0
 80094be:	4620      	mov	r0, r4
 80094c0:	4629      	mov	r1, r5
 80094c2:	f7f7 faef 	bl	8000aa4 <__aeabi_dcmplt>
 80094c6:	b140      	cbz	r0, 80094da <_dtoa_r+0x16a>
 80094c8:	4638      	mov	r0, r7
 80094ca:	f7f7 f80f 	bl	80004ec <__aeabi_i2d>
 80094ce:	4622      	mov	r2, r4
 80094d0:	462b      	mov	r3, r5
 80094d2:	f7f7 fadd 	bl	8000a90 <__aeabi_dcmpeq>
 80094d6:	b900      	cbnz	r0, 80094da <_dtoa_r+0x16a>
 80094d8:	3f01      	subs	r7, #1
 80094da:	2f16      	cmp	r7, #22
 80094dc:	d852      	bhi.n	8009584 <_dtoa_r+0x214>
 80094de:	4b5d      	ldr	r3, [pc, #372]	@ (8009654 <_dtoa_r+0x2e4>)
 80094e0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80094e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ec:	f7f7 fada 	bl	8000aa4 <__aeabi_dcmplt>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d049      	beq.n	8009588 <_dtoa_r+0x218>
 80094f4:	3f01      	subs	r7, #1
 80094f6:	2300      	movs	r3, #0
 80094f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80094fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80094fc:	1b9b      	subs	r3, r3, r6
 80094fe:	1e5a      	subs	r2, r3, #1
 8009500:	bf4c      	ite	mi
 8009502:	f1c3 0301 	rsbmi	r3, r3, #1
 8009506:	2300      	movpl	r3, #0
 8009508:	9206      	str	r2, [sp, #24]
 800950a:	bf45      	ittet	mi
 800950c:	9300      	strmi	r3, [sp, #0]
 800950e:	2300      	movmi	r3, #0
 8009510:	9300      	strpl	r3, [sp, #0]
 8009512:	9306      	strmi	r3, [sp, #24]
 8009514:	2f00      	cmp	r7, #0
 8009516:	db39      	blt.n	800958c <_dtoa_r+0x21c>
 8009518:	9b06      	ldr	r3, [sp, #24]
 800951a:	970d      	str	r7, [sp, #52]	@ 0x34
 800951c:	443b      	add	r3, r7
 800951e:	9306      	str	r3, [sp, #24]
 8009520:	2300      	movs	r3, #0
 8009522:	9308      	str	r3, [sp, #32]
 8009524:	9b07      	ldr	r3, [sp, #28]
 8009526:	2b09      	cmp	r3, #9
 8009528:	d863      	bhi.n	80095f2 <_dtoa_r+0x282>
 800952a:	2b05      	cmp	r3, #5
 800952c:	bfc5      	ittet	gt
 800952e:	3b04      	subgt	r3, #4
 8009530:	2400      	movgt	r4, #0
 8009532:	2401      	movle	r4, #1
 8009534:	9307      	strgt	r3, [sp, #28]
 8009536:	9b07      	ldr	r3, [sp, #28]
 8009538:	3b02      	subs	r3, #2
 800953a:	2b03      	cmp	r3, #3
 800953c:	d865      	bhi.n	800960a <_dtoa_r+0x29a>
 800953e:	e8df f003 	tbb	[pc, r3]
 8009542:	5654      	.short	0x5654
 8009544:	2d39      	.short	0x2d39
 8009546:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800954a:	441e      	add	r6, r3
 800954c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009550:	2b20      	cmp	r3, #32
 8009552:	bfc9      	itett	gt
 8009554:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009558:	f1c3 0320 	rsble	r3, r3, #32
 800955c:	409f      	lslgt	r7, r3
 800955e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009562:	bfd8      	it	le
 8009564:	fa04 f003 	lslle.w	r0, r4, r3
 8009568:	f106 36ff 	add.w	r6, r6, #4294967295
 800956c:	bfc4      	itt	gt
 800956e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009572:	ea47 0003 	orrgt.w	r0, r7, r3
 8009576:	f7f6 ffa9 	bl	80004cc <__aeabi_ui2d>
 800957a:	2201      	movs	r2, #1
 800957c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009580:	9212      	str	r2, [sp, #72]	@ 0x48
 8009582:	e776      	b.n	8009472 <_dtoa_r+0x102>
 8009584:	2301      	movs	r3, #1
 8009586:	e7b7      	b.n	80094f8 <_dtoa_r+0x188>
 8009588:	9010      	str	r0, [sp, #64]	@ 0x40
 800958a:	e7b6      	b.n	80094fa <_dtoa_r+0x18a>
 800958c:	9b00      	ldr	r3, [sp, #0]
 800958e:	1bdb      	subs	r3, r3, r7
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	427b      	negs	r3, r7
 8009594:	9308      	str	r3, [sp, #32]
 8009596:	2300      	movs	r3, #0
 8009598:	930d      	str	r3, [sp, #52]	@ 0x34
 800959a:	e7c3      	b.n	8009524 <_dtoa_r+0x1b4>
 800959c:	2301      	movs	r3, #1
 800959e:	9309      	str	r3, [sp, #36]	@ 0x24
 80095a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095a2:	eb07 0b03 	add.w	fp, r7, r3
 80095a6:	f10b 0301 	add.w	r3, fp, #1
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	9303      	str	r3, [sp, #12]
 80095ae:	bfb8      	it	lt
 80095b0:	2301      	movlt	r3, #1
 80095b2:	e006      	b.n	80095c2 <_dtoa_r+0x252>
 80095b4:	2301      	movs	r3, #1
 80095b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80095b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	dd28      	ble.n	8009610 <_dtoa_r+0x2a0>
 80095be:	469b      	mov	fp, r3
 80095c0:	9303      	str	r3, [sp, #12]
 80095c2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80095c6:	2100      	movs	r1, #0
 80095c8:	2204      	movs	r2, #4
 80095ca:	f102 0514 	add.w	r5, r2, #20
 80095ce:	429d      	cmp	r5, r3
 80095d0:	d926      	bls.n	8009620 <_dtoa_r+0x2b0>
 80095d2:	6041      	str	r1, [r0, #4]
 80095d4:	4648      	mov	r0, r9
 80095d6:	f000 fd9d 	bl	800a114 <_Balloc>
 80095da:	4682      	mov	sl, r0
 80095dc:	2800      	cmp	r0, #0
 80095de:	d141      	bne.n	8009664 <_dtoa_r+0x2f4>
 80095e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009658 <_dtoa_r+0x2e8>)
 80095e2:	4602      	mov	r2, r0
 80095e4:	f240 11af 	movw	r1, #431	@ 0x1af
 80095e8:	e6d9      	b.n	800939e <_dtoa_r+0x2e>
 80095ea:	2300      	movs	r3, #0
 80095ec:	e7e3      	b.n	80095b6 <_dtoa_r+0x246>
 80095ee:	2300      	movs	r3, #0
 80095f0:	e7d5      	b.n	800959e <_dtoa_r+0x22e>
 80095f2:	2401      	movs	r4, #1
 80095f4:	2300      	movs	r3, #0
 80095f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80095f8:	9307      	str	r3, [sp, #28]
 80095fa:	f04f 3bff 	mov.w	fp, #4294967295
 80095fe:	2200      	movs	r2, #0
 8009600:	2312      	movs	r3, #18
 8009602:	f8cd b00c 	str.w	fp, [sp, #12]
 8009606:	920c      	str	r2, [sp, #48]	@ 0x30
 8009608:	e7db      	b.n	80095c2 <_dtoa_r+0x252>
 800960a:	2301      	movs	r3, #1
 800960c:	9309      	str	r3, [sp, #36]	@ 0x24
 800960e:	e7f4      	b.n	80095fa <_dtoa_r+0x28a>
 8009610:	f04f 0b01 	mov.w	fp, #1
 8009614:	465b      	mov	r3, fp
 8009616:	f8cd b00c 	str.w	fp, [sp, #12]
 800961a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800961e:	e7d0      	b.n	80095c2 <_dtoa_r+0x252>
 8009620:	3101      	adds	r1, #1
 8009622:	0052      	lsls	r2, r2, #1
 8009624:	e7d1      	b.n	80095ca <_dtoa_r+0x25a>
 8009626:	bf00      	nop
 8009628:	636f4361 	.word	0x636f4361
 800962c:	3fd287a7 	.word	0x3fd287a7
 8009630:	8b60c8b3 	.word	0x8b60c8b3
 8009634:	3fc68a28 	.word	0x3fc68a28
 8009638:	509f79fb 	.word	0x509f79fb
 800963c:	3fd34413 	.word	0x3fd34413
 8009640:	0800c11d 	.word	0x0800c11d
 8009644:	0800c134 	.word	0x0800c134
 8009648:	7ff00000 	.word	0x7ff00000
 800964c:	0800c0ed 	.word	0x0800c0ed
 8009650:	3ff80000 	.word	0x3ff80000
 8009654:	0800c288 	.word	0x0800c288
 8009658:	0800c18c 	.word	0x0800c18c
 800965c:	0800c119 	.word	0x0800c119
 8009660:	0800c0ec 	.word	0x0800c0ec
 8009664:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009668:	6018      	str	r0, [r3, #0]
 800966a:	9b03      	ldr	r3, [sp, #12]
 800966c:	2b0e      	cmp	r3, #14
 800966e:	f200 80a1 	bhi.w	80097b4 <_dtoa_r+0x444>
 8009672:	2c00      	cmp	r4, #0
 8009674:	f000 809e 	beq.w	80097b4 <_dtoa_r+0x444>
 8009678:	2f00      	cmp	r7, #0
 800967a:	dd33      	ble.n	80096e4 <_dtoa_r+0x374>
 800967c:	f007 020f 	and.w	r2, r7, #15
 8009680:	4b9b      	ldr	r3, [pc, #620]	@ (80098f0 <_dtoa_r+0x580>)
 8009682:	05f8      	lsls	r0, r7, #23
 8009684:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009688:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800968c:	ed93 7b00 	vldr	d7, [r3]
 8009690:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009694:	d516      	bpl.n	80096c4 <_dtoa_r+0x354>
 8009696:	4b97      	ldr	r3, [pc, #604]	@ (80098f4 <_dtoa_r+0x584>)
 8009698:	f004 040f 	and.w	r4, r4, #15
 800969c:	2603      	movs	r6, #3
 800969e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096a6:	f7f7 f8b5 	bl	8000814 <__aeabi_ddiv>
 80096aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096ae:	4d91      	ldr	r5, [pc, #580]	@ (80098f4 <_dtoa_r+0x584>)
 80096b0:	b954      	cbnz	r4, 80096c8 <_dtoa_r+0x358>
 80096b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80096b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096ba:	f7f7 f8ab 	bl	8000814 <__aeabi_ddiv>
 80096be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096c2:	e028      	b.n	8009716 <_dtoa_r+0x3a6>
 80096c4:	2602      	movs	r6, #2
 80096c6:	e7f2      	b.n	80096ae <_dtoa_r+0x33e>
 80096c8:	07e1      	lsls	r1, r4, #31
 80096ca:	d508      	bpl.n	80096de <_dtoa_r+0x36e>
 80096cc:	3601      	adds	r6, #1
 80096ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80096d6:	f7f6 ff73 	bl	80005c0 <__aeabi_dmul>
 80096da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096de:	1064      	asrs	r4, r4, #1
 80096e0:	3508      	adds	r5, #8
 80096e2:	e7e5      	b.n	80096b0 <_dtoa_r+0x340>
 80096e4:	f000 80af 	beq.w	8009846 <_dtoa_r+0x4d6>
 80096e8:	427c      	negs	r4, r7
 80096ea:	4b81      	ldr	r3, [pc, #516]	@ (80098f0 <_dtoa_r+0x580>)
 80096ec:	4d81      	ldr	r5, [pc, #516]	@ (80098f4 <_dtoa_r+0x584>)
 80096ee:	2602      	movs	r6, #2
 80096f0:	f004 020f 	and.w	r2, r4, #15
 80096f4:	1124      	asrs	r4, r4, #4
 80096f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	f7f6 ff5d 	bl	80005c0 <__aeabi_dmul>
 8009706:	2300      	movs	r3, #0
 8009708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800970c:	2c00      	cmp	r4, #0
 800970e:	f040 808f 	bne.w	8009830 <_dtoa_r+0x4c0>
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1d3      	bne.n	80096be <_dtoa_r+0x34e>
 8009716:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009718:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800971c:	2b00      	cmp	r3, #0
 800971e:	f000 8094 	beq.w	800984a <_dtoa_r+0x4da>
 8009722:	2200      	movs	r2, #0
 8009724:	4b74      	ldr	r3, [pc, #464]	@ (80098f8 <_dtoa_r+0x588>)
 8009726:	4620      	mov	r0, r4
 8009728:	4629      	mov	r1, r5
 800972a:	f7f7 f9bb 	bl	8000aa4 <__aeabi_dcmplt>
 800972e:	2800      	cmp	r0, #0
 8009730:	f000 808b 	beq.w	800984a <_dtoa_r+0x4da>
 8009734:	9b03      	ldr	r3, [sp, #12]
 8009736:	2b00      	cmp	r3, #0
 8009738:	f000 8087 	beq.w	800984a <_dtoa_r+0x4da>
 800973c:	f1bb 0f00 	cmp.w	fp, #0
 8009740:	dd34      	ble.n	80097ac <_dtoa_r+0x43c>
 8009742:	4620      	mov	r0, r4
 8009744:	f107 38ff 	add.w	r8, r7, #4294967295
 8009748:	3601      	adds	r6, #1
 800974a:	465c      	mov	r4, fp
 800974c:	2200      	movs	r2, #0
 800974e:	4b6b      	ldr	r3, [pc, #428]	@ (80098fc <_dtoa_r+0x58c>)
 8009750:	4629      	mov	r1, r5
 8009752:	f7f6 ff35 	bl	80005c0 <__aeabi_dmul>
 8009756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800975a:	4630      	mov	r0, r6
 800975c:	f7f6 fec6 	bl	80004ec <__aeabi_i2d>
 8009760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009764:	f7f6 ff2c 	bl	80005c0 <__aeabi_dmul>
 8009768:	2200      	movs	r2, #0
 800976a:	4b65      	ldr	r3, [pc, #404]	@ (8009900 <_dtoa_r+0x590>)
 800976c:	f7f6 fd72 	bl	8000254 <__adddf3>
 8009770:	4605      	mov	r5, r0
 8009772:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009776:	2c00      	cmp	r4, #0
 8009778:	d16a      	bne.n	8009850 <_dtoa_r+0x4e0>
 800977a:	2200      	movs	r2, #0
 800977c:	4b61      	ldr	r3, [pc, #388]	@ (8009904 <_dtoa_r+0x594>)
 800977e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009782:	f7f6 fd65 	bl	8000250 <__aeabi_dsub>
 8009786:	4602      	mov	r2, r0
 8009788:	460b      	mov	r3, r1
 800978a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800978e:	462a      	mov	r2, r5
 8009790:	4633      	mov	r3, r6
 8009792:	f7f7 f9a5 	bl	8000ae0 <__aeabi_dcmpgt>
 8009796:	2800      	cmp	r0, #0
 8009798:	f040 8298 	bne.w	8009ccc <_dtoa_r+0x95c>
 800979c:	462a      	mov	r2, r5
 800979e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80097a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097a6:	f7f7 f97d 	bl	8000aa4 <__aeabi_dcmplt>
 80097aa:	bb38      	cbnz	r0, 80097fc <_dtoa_r+0x48c>
 80097ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80097b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80097b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f2c0 8157 	blt.w	8009a6a <_dtoa_r+0x6fa>
 80097bc:	2f0e      	cmp	r7, #14
 80097be:	f300 8154 	bgt.w	8009a6a <_dtoa_r+0x6fa>
 80097c2:	4b4b      	ldr	r3, [pc, #300]	@ (80098f0 <_dtoa_r+0x580>)
 80097c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80097c8:	ed93 7b00 	vldr	d7, [r3]
 80097cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	ed8d 7b00 	vstr	d7, [sp]
 80097d4:	f280 80e5 	bge.w	80099a2 <_dtoa_r+0x632>
 80097d8:	9b03      	ldr	r3, [sp, #12]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	f300 80e1 	bgt.w	80099a2 <_dtoa_r+0x632>
 80097e0:	d10c      	bne.n	80097fc <_dtoa_r+0x48c>
 80097e2:	2200      	movs	r2, #0
 80097e4:	4b47      	ldr	r3, [pc, #284]	@ (8009904 <_dtoa_r+0x594>)
 80097e6:	ec51 0b17 	vmov	r0, r1, d7
 80097ea:	f7f6 fee9 	bl	80005c0 <__aeabi_dmul>
 80097ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097f2:	f7f7 f96b 	bl	8000acc <__aeabi_dcmpge>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	f000 8266 	beq.w	8009cc8 <_dtoa_r+0x958>
 80097fc:	2400      	movs	r4, #0
 80097fe:	4625      	mov	r5, r4
 8009800:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009802:	4656      	mov	r6, sl
 8009804:	ea6f 0803 	mvn.w	r8, r3
 8009808:	2700      	movs	r7, #0
 800980a:	4621      	mov	r1, r4
 800980c:	4648      	mov	r0, r9
 800980e:	f000 fcc1 	bl	800a194 <_Bfree>
 8009812:	2d00      	cmp	r5, #0
 8009814:	f000 80bd 	beq.w	8009992 <_dtoa_r+0x622>
 8009818:	b12f      	cbz	r7, 8009826 <_dtoa_r+0x4b6>
 800981a:	42af      	cmp	r7, r5
 800981c:	d003      	beq.n	8009826 <_dtoa_r+0x4b6>
 800981e:	4639      	mov	r1, r7
 8009820:	4648      	mov	r0, r9
 8009822:	f000 fcb7 	bl	800a194 <_Bfree>
 8009826:	4629      	mov	r1, r5
 8009828:	4648      	mov	r0, r9
 800982a:	f000 fcb3 	bl	800a194 <_Bfree>
 800982e:	e0b0      	b.n	8009992 <_dtoa_r+0x622>
 8009830:	07e2      	lsls	r2, r4, #31
 8009832:	d505      	bpl.n	8009840 <_dtoa_r+0x4d0>
 8009834:	3601      	adds	r6, #1
 8009836:	e9d5 2300 	ldrd	r2, r3, [r5]
 800983a:	f7f6 fec1 	bl	80005c0 <__aeabi_dmul>
 800983e:	2301      	movs	r3, #1
 8009840:	1064      	asrs	r4, r4, #1
 8009842:	3508      	adds	r5, #8
 8009844:	e762      	b.n	800970c <_dtoa_r+0x39c>
 8009846:	2602      	movs	r6, #2
 8009848:	e765      	b.n	8009716 <_dtoa_r+0x3a6>
 800984a:	46b8      	mov	r8, r7
 800984c:	9c03      	ldr	r4, [sp, #12]
 800984e:	e784      	b.n	800975a <_dtoa_r+0x3ea>
 8009850:	4b27      	ldr	r3, [pc, #156]	@ (80098f0 <_dtoa_r+0x580>)
 8009852:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009854:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009858:	4454      	add	r4, sl
 800985a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800985e:	2900      	cmp	r1, #0
 8009860:	d054      	beq.n	800990c <_dtoa_r+0x59c>
 8009862:	2000      	movs	r0, #0
 8009864:	4928      	ldr	r1, [pc, #160]	@ (8009908 <_dtoa_r+0x598>)
 8009866:	f7f6 ffd5 	bl	8000814 <__aeabi_ddiv>
 800986a:	4633      	mov	r3, r6
 800986c:	4656      	mov	r6, sl
 800986e:	462a      	mov	r2, r5
 8009870:	f7f6 fcee 	bl	8000250 <__aeabi_dsub>
 8009874:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009878:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800987c:	f7f7 f950 	bl	8000b20 <__aeabi_d2iz>
 8009880:	4605      	mov	r5, r0
 8009882:	f7f6 fe33 	bl	80004ec <__aeabi_i2d>
 8009886:	4602      	mov	r2, r0
 8009888:	460b      	mov	r3, r1
 800988a:	3530      	adds	r5, #48	@ 0x30
 800988c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009890:	f7f6 fcde 	bl	8000250 <__aeabi_dsub>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	f806 5b01 	strb.w	r5, [r6], #1
 800989c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80098a4:	f7f7 f8fe 	bl	8000aa4 <__aeabi_dcmplt>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	d172      	bne.n	8009992 <_dtoa_r+0x622>
 80098ac:	2000      	movs	r0, #0
 80098ae:	4912      	ldr	r1, [pc, #72]	@ (80098f8 <_dtoa_r+0x588>)
 80098b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098b4:	f7f6 fccc 	bl	8000250 <__aeabi_dsub>
 80098b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80098bc:	f7f7 f8f2 	bl	8000aa4 <__aeabi_dcmplt>
 80098c0:	2800      	cmp	r0, #0
 80098c2:	f040 80b4 	bne.w	8009a2e <_dtoa_r+0x6be>
 80098c6:	42a6      	cmp	r6, r4
 80098c8:	f43f af70 	beq.w	80097ac <_dtoa_r+0x43c>
 80098cc:	2200      	movs	r2, #0
 80098ce:	4b0b      	ldr	r3, [pc, #44]	@ (80098fc <_dtoa_r+0x58c>)
 80098d0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80098d4:	f7f6 fe74 	bl	80005c0 <__aeabi_dmul>
 80098d8:	2200      	movs	r2, #0
 80098da:	4b08      	ldr	r3, [pc, #32]	@ (80098fc <_dtoa_r+0x58c>)
 80098dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098e4:	f7f6 fe6c 	bl	80005c0 <__aeabi_dmul>
 80098e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098ec:	e7c4      	b.n	8009878 <_dtoa_r+0x508>
 80098ee:	bf00      	nop
 80098f0:	0800c288 	.word	0x0800c288
 80098f4:	0800c260 	.word	0x0800c260
 80098f8:	3ff00000 	.word	0x3ff00000
 80098fc:	40240000 	.word	0x40240000
 8009900:	401c0000 	.word	0x401c0000
 8009904:	40140000 	.word	0x40140000
 8009908:	3fe00000 	.word	0x3fe00000
 800990c:	4631      	mov	r1, r6
 800990e:	4656      	mov	r6, sl
 8009910:	4628      	mov	r0, r5
 8009912:	f7f6 fe55 	bl	80005c0 <__aeabi_dmul>
 8009916:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009918:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800991c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009920:	f7f7 f8fe 	bl	8000b20 <__aeabi_d2iz>
 8009924:	4605      	mov	r5, r0
 8009926:	f7f6 fde1 	bl	80004ec <__aeabi_i2d>
 800992a:	4602      	mov	r2, r0
 800992c:	3530      	adds	r5, #48	@ 0x30
 800992e:	460b      	mov	r3, r1
 8009930:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009934:	f7f6 fc8c 	bl	8000250 <__aeabi_dsub>
 8009938:	f806 5b01 	strb.w	r5, [r6], #1
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	42a6      	cmp	r6, r4
 8009942:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009946:	f04f 0200 	mov.w	r2, #0
 800994a:	d124      	bne.n	8009996 <_dtoa_r+0x626>
 800994c:	4baf      	ldr	r3, [pc, #700]	@ (8009c0c <_dtoa_r+0x89c>)
 800994e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009952:	f7f6 fc7f 	bl	8000254 <__adddf3>
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800995e:	f7f7 f8bf 	bl	8000ae0 <__aeabi_dcmpgt>
 8009962:	2800      	cmp	r0, #0
 8009964:	d163      	bne.n	8009a2e <_dtoa_r+0x6be>
 8009966:	2000      	movs	r0, #0
 8009968:	49a8      	ldr	r1, [pc, #672]	@ (8009c0c <_dtoa_r+0x89c>)
 800996a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800996e:	f7f6 fc6f 	bl	8000250 <__aeabi_dsub>
 8009972:	4602      	mov	r2, r0
 8009974:	460b      	mov	r3, r1
 8009976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800997a:	f7f7 f893 	bl	8000aa4 <__aeabi_dcmplt>
 800997e:	2800      	cmp	r0, #0
 8009980:	f43f af14 	beq.w	80097ac <_dtoa_r+0x43c>
 8009984:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009986:	1e73      	subs	r3, r6, #1
 8009988:	9313      	str	r3, [sp, #76]	@ 0x4c
 800998a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800998e:	2b30      	cmp	r3, #48	@ 0x30
 8009990:	d0f8      	beq.n	8009984 <_dtoa_r+0x614>
 8009992:	4647      	mov	r7, r8
 8009994:	e03b      	b.n	8009a0e <_dtoa_r+0x69e>
 8009996:	4b9e      	ldr	r3, [pc, #632]	@ (8009c10 <_dtoa_r+0x8a0>)
 8009998:	f7f6 fe12 	bl	80005c0 <__aeabi_dmul>
 800999c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099a0:	e7bc      	b.n	800991c <_dtoa_r+0x5ac>
 80099a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80099a6:	4656      	mov	r6, sl
 80099a8:	4620      	mov	r0, r4
 80099aa:	4629      	mov	r1, r5
 80099ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099b0:	f7f6 ff30 	bl	8000814 <__aeabi_ddiv>
 80099b4:	f7f7 f8b4 	bl	8000b20 <__aeabi_d2iz>
 80099b8:	4680      	mov	r8, r0
 80099ba:	f7f6 fd97 	bl	80004ec <__aeabi_i2d>
 80099be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099c2:	f7f6 fdfd 	bl	80005c0 <__aeabi_dmul>
 80099c6:	4602      	mov	r2, r0
 80099c8:	4620      	mov	r0, r4
 80099ca:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80099ce:	460b      	mov	r3, r1
 80099d0:	4629      	mov	r1, r5
 80099d2:	f7f6 fc3d 	bl	8000250 <__aeabi_dsub>
 80099d6:	9d03      	ldr	r5, [sp, #12]
 80099d8:	f806 4b01 	strb.w	r4, [r6], #1
 80099dc:	eba6 040a 	sub.w	r4, r6, sl
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	42a5      	cmp	r5, r4
 80099e6:	d133      	bne.n	8009a50 <_dtoa_r+0x6e0>
 80099e8:	f7f6 fc34 	bl	8000254 <__adddf3>
 80099ec:	4604      	mov	r4, r0
 80099ee:	460d      	mov	r5, r1
 80099f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099f4:	f7f7 f874 	bl	8000ae0 <__aeabi_dcmpgt>
 80099f8:	b9c0      	cbnz	r0, 8009a2c <_dtoa_r+0x6bc>
 80099fa:	4620      	mov	r0, r4
 80099fc:	4629      	mov	r1, r5
 80099fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a02:	f7f7 f845 	bl	8000a90 <__aeabi_dcmpeq>
 8009a06:	b110      	cbz	r0, 8009a0e <_dtoa_r+0x69e>
 8009a08:	f018 0f01 	tst.w	r8, #1
 8009a0c:	d10e      	bne.n	8009a2c <_dtoa_r+0x6bc>
 8009a0e:	9902      	ldr	r1, [sp, #8]
 8009a10:	4648      	mov	r0, r9
 8009a12:	f000 fbbf 	bl	800a194 <_Bfree>
 8009a16:	2300      	movs	r3, #0
 8009a18:	3701      	adds	r7, #1
 8009a1a:	7033      	strb	r3, [r6, #0]
 8009a1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009a1e:	601f      	str	r7, [r3, #0]
 8009a20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f000 824c 	beq.w	8009ec0 <_dtoa_r+0xb50>
 8009a28:	601e      	str	r6, [r3, #0]
 8009a2a:	e249      	b.n	8009ec0 <_dtoa_r+0xb50>
 8009a2c:	46b8      	mov	r8, r7
 8009a2e:	4633      	mov	r3, r6
 8009a30:	461e      	mov	r6, r3
 8009a32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a36:	2a39      	cmp	r2, #57	@ 0x39
 8009a38:	d106      	bne.n	8009a48 <_dtoa_r+0x6d8>
 8009a3a:	459a      	cmp	sl, r3
 8009a3c:	d1f8      	bne.n	8009a30 <_dtoa_r+0x6c0>
 8009a3e:	2230      	movs	r2, #48	@ 0x30
 8009a40:	f108 0801 	add.w	r8, r8, #1
 8009a44:	f88a 2000 	strb.w	r2, [sl]
 8009a48:	781a      	ldrb	r2, [r3, #0]
 8009a4a:	3201      	adds	r2, #1
 8009a4c:	701a      	strb	r2, [r3, #0]
 8009a4e:	e7a0      	b.n	8009992 <_dtoa_r+0x622>
 8009a50:	2200      	movs	r2, #0
 8009a52:	4b6f      	ldr	r3, [pc, #444]	@ (8009c10 <_dtoa_r+0x8a0>)
 8009a54:	f7f6 fdb4 	bl	80005c0 <__aeabi_dmul>
 8009a58:	2200      	movs	r2, #0
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	4604      	mov	r4, r0
 8009a5e:	460d      	mov	r5, r1
 8009a60:	f7f7 f816 	bl	8000a90 <__aeabi_dcmpeq>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	d09f      	beq.n	80099a8 <_dtoa_r+0x638>
 8009a68:	e7d1      	b.n	8009a0e <_dtoa_r+0x69e>
 8009a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a6c:	2a00      	cmp	r2, #0
 8009a6e:	f000 80ea 	beq.w	8009c46 <_dtoa_r+0x8d6>
 8009a72:	9a07      	ldr	r2, [sp, #28]
 8009a74:	2a01      	cmp	r2, #1
 8009a76:	f300 80cd 	bgt.w	8009c14 <_dtoa_r+0x8a4>
 8009a7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009a7c:	2a00      	cmp	r2, #0
 8009a7e:	f000 80c1 	beq.w	8009c04 <_dtoa_r+0x894>
 8009a82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009a86:	9c08      	ldr	r4, [sp, #32]
 8009a88:	9e00      	ldr	r6, [sp, #0]
 8009a8a:	9a00      	ldr	r2, [sp, #0]
 8009a8c:	2101      	movs	r1, #1
 8009a8e:	4648      	mov	r0, r9
 8009a90:	441a      	add	r2, r3
 8009a92:	9200      	str	r2, [sp, #0]
 8009a94:	9a06      	ldr	r2, [sp, #24]
 8009a96:	441a      	add	r2, r3
 8009a98:	9206      	str	r2, [sp, #24]
 8009a9a:	f000 fc31 	bl	800a300 <__i2b>
 8009a9e:	4605      	mov	r5, r0
 8009aa0:	b166      	cbz	r6, 8009abc <_dtoa_r+0x74c>
 8009aa2:	9b06      	ldr	r3, [sp, #24]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	dd09      	ble.n	8009abc <_dtoa_r+0x74c>
 8009aa8:	42b3      	cmp	r3, r6
 8009aaa:	9a00      	ldr	r2, [sp, #0]
 8009aac:	bfa8      	it	ge
 8009aae:	4633      	movge	r3, r6
 8009ab0:	1ad2      	subs	r2, r2, r3
 8009ab2:	1af6      	subs	r6, r6, r3
 8009ab4:	9200      	str	r2, [sp, #0]
 8009ab6:	9a06      	ldr	r2, [sp, #24]
 8009ab8:	1ad3      	subs	r3, r2, r3
 8009aba:	9306      	str	r3, [sp, #24]
 8009abc:	9b08      	ldr	r3, [sp, #32]
 8009abe:	b30b      	cbz	r3, 8009b04 <_dtoa_r+0x794>
 8009ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	f000 80c6 	beq.w	8009c54 <_dtoa_r+0x8e4>
 8009ac8:	2c00      	cmp	r4, #0
 8009aca:	f000 80c0 	beq.w	8009c4e <_dtoa_r+0x8de>
 8009ace:	4629      	mov	r1, r5
 8009ad0:	4622      	mov	r2, r4
 8009ad2:	4648      	mov	r0, r9
 8009ad4:	f000 fcce 	bl	800a474 <__pow5mult>
 8009ad8:	9a02      	ldr	r2, [sp, #8]
 8009ada:	4601      	mov	r1, r0
 8009adc:	4605      	mov	r5, r0
 8009ade:	4648      	mov	r0, r9
 8009ae0:	f000 fc24 	bl	800a32c <__multiply>
 8009ae4:	9902      	ldr	r1, [sp, #8]
 8009ae6:	4680      	mov	r8, r0
 8009ae8:	4648      	mov	r0, r9
 8009aea:	f000 fb53 	bl	800a194 <_Bfree>
 8009aee:	9b08      	ldr	r3, [sp, #32]
 8009af0:	1b1b      	subs	r3, r3, r4
 8009af2:	9308      	str	r3, [sp, #32]
 8009af4:	f000 80b1 	beq.w	8009c5a <_dtoa_r+0x8ea>
 8009af8:	9a08      	ldr	r2, [sp, #32]
 8009afa:	4641      	mov	r1, r8
 8009afc:	4648      	mov	r0, r9
 8009afe:	f000 fcb9 	bl	800a474 <__pow5mult>
 8009b02:	9002      	str	r0, [sp, #8]
 8009b04:	2101      	movs	r1, #1
 8009b06:	4648      	mov	r0, r9
 8009b08:	f000 fbfa 	bl	800a300 <__i2b>
 8009b0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b0e:	4604      	mov	r4, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 81d9 	beq.w	8009ec8 <_dtoa_r+0xb58>
 8009b16:	461a      	mov	r2, r3
 8009b18:	4601      	mov	r1, r0
 8009b1a:	4648      	mov	r0, r9
 8009b1c:	f000 fcaa 	bl	800a474 <__pow5mult>
 8009b20:	9b07      	ldr	r3, [sp, #28]
 8009b22:	4604      	mov	r4, r0
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	f300 809f 	bgt.w	8009c68 <_dtoa_r+0x8f8>
 8009b2a:	9b04      	ldr	r3, [sp, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f040 8097 	bne.w	8009c60 <_dtoa_r+0x8f0>
 8009b32:	9b05      	ldr	r3, [sp, #20]
 8009b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f040 8093 	bne.w	8009c64 <_dtoa_r+0x8f4>
 8009b3e:	9b05      	ldr	r3, [sp, #20]
 8009b40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009b44:	0d1b      	lsrs	r3, r3, #20
 8009b46:	051b      	lsls	r3, r3, #20
 8009b48:	b133      	cbz	r3, 8009b58 <_dtoa_r+0x7e8>
 8009b4a:	9b00      	ldr	r3, [sp, #0]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	9300      	str	r3, [sp, #0]
 8009b50:	9b06      	ldr	r3, [sp, #24]
 8009b52:	3301      	adds	r3, #1
 8009b54:	9306      	str	r3, [sp, #24]
 8009b56:	2301      	movs	r3, #1
 8009b58:	9308      	str	r3, [sp, #32]
 8009b5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	f000 81b9 	beq.w	8009ed4 <_dtoa_r+0xb64>
 8009b62:	6923      	ldr	r3, [r4, #16]
 8009b64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b68:	6918      	ldr	r0, [r3, #16]
 8009b6a:	f000 fb7d 	bl	800a268 <__hi0bits>
 8009b6e:	f1c0 0020 	rsb	r0, r0, #32
 8009b72:	9b06      	ldr	r3, [sp, #24]
 8009b74:	4418      	add	r0, r3
 8009b76:	f010 001f 	ands.w	r0, r0, #31
 8009b7a:	f000 8082 	beq.w	8009c82 <_dtoa_r+0x912>
 8009b7e:	f1c0 0320 	rsb	r3, r0, #32
 8009b82:	2b04      	cmp	r3, #4
 8009b84:	dd73      	ble.n	8009c6e <_dtoa_r+0x8fe>
 8009b86:	f1c0 001c 	rsb	r0, r0, #28
 8009b8a:	9b00      	ldr	r3, [sp, #0]
 8009b8c:	4403      	add	r3, r0
 8009b8e:	4406      	add	r6, r0
 8009b90:	9300      	str	r3, [sp, #0]
 8009b92:	9b06      	ldr	r3, [sp, #24]
 8009b94:	4403      	add	r3, r0
 8009b96:	9306      	str	r3, [sp, #24]
 8009b98:	9b00      	ldr	r3, [sp, #0]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	dd05      	ble.n	8009baa <_dtoa_r+0x83a>
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	9902      	ldr	r1, [sp, #8]
 8009ba2:	4648      	mov	r0, r9
 8009ba4:	f000 fcc0 	bl	800a528 <__lshift>
 8009ba8:	9002      	str	r0, [sp, #8]
 8009baa:	9b06      	ldr	r3, [sp, #24]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	dd05      	ble.n	8009bbc <_dtoa_r+0x84c>
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	4648      	mov	r0, r9
 8009bb6:	f000 fcb7 	bl	800a528 <__lshift>
 8009bba:	4604      	mov	r4, r0
 8009bbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d061      	beq.n	8009c86 <_dtoa_r+0x916>
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	9802      	ldr	r0, [sp, #8]
 8009bc6:	f000 fd1b 	bl	800a600 <__mcmp>
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	da5b      	bge.n	8009c86 <_dtoa_r+0x916>
 8009bce:	2300      	movs	r3, #0
 8009bd0:	220a      	movs	r2, #10
 8009bd2:	9902      	ldr	r1, [sp, #8]
 8009bd4:	4648      	mov	r0, r9
 8009bd6:	f000 faff 	bl	800a1d8 <__multadd>
 8009bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bdc:	f107 38ff 	add.w	r8, r7, #4294967295
 8009be0:	9002      	str	r0, [sp, #8]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 8178 	beq.w	8009ed8 <_dtoa_r+0xb68>
 8009be8:	4629      	mov	r1, r5
 8009bea:	2300      	movs	r3, #0
 8009bec:	220a      	movs	r2, #10
 8009bee:	4648      	mov	r0, r9
 8009bf0:	f000 faf2 	bl	800a1d8 <__multadd>
 8009bf4:	f1bb 0f00 	cmp.w	fp, #0
 8009bf8:	4605      	mov	r5, r0
 8009bfa:	dc6f      	bgt.n	8009cdc <_dtoa_r+0x96c>
 8009bfc:	9b07      	ldr	r3, [sp, #28]
 8009bfe:	2b02      	cmp	r3, #2
 8009c00:	dc49      	bgt.n	8009c96 <_dtoa_r+0x926>
 8009c02:	e06b      	b.n	8009cdc <_dtoa_r+0x96c>
 8009c04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009c06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009c0a:	e73c      	b.n	8009a86 <_dtoa_r+0x716>
 8009c0c:	3fe00000 	.word	0x3fe00000
 8009c10:	40240000 	.word	0x40240000
 8009c14:	9b03      	ldr	r3, [sp, #12]
 8009c16:	1e5c      	subs	r4, r3, #1
 8009c18:	9b08      	ldr	r3, [sp, #32]
 8009c1a:	42a3      	cmp	r3, r4
 8009c1c:	db09      	blt.n	8009c32 <_dtoa_r+0x8c2>
 8009c1e:	1b1c      	subs	r4, r3, r4
 8009c20:	9b03      	ldr	r3, [sp, #12]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f6bf af30 	bge.w	8009a88 <_dtoa_r+0x718>
 8009c28:	9b00      	ldr	r3, [sp, #0]
 8009c2a:	9a03      	ldr	r2, [sp, #12]
 8009c2c:	1a9e      	subs	r6, r3, r2
 8009c2e:	2300      	movs	r3, #0
 8009c30:	e72b      	b.n	8009a8a <_dtoa_r+0x71a>
 8009c32:	9b08      	ldr	r3, [sp, #32]
 8009c34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009c36:	1ae3      	subs	r3, r4, r3
 8009c38:	9408      	str	r4, [sp, #32]
 8009c3a:	9e00      	ldr	r6, [sp, #0]
 8009c3c:	2400      	movs	r4, #0
 8009c3e:	441a      	add	r2, r3
 8009c40:	9b03      	ldr	r3, [sp, #12]
 8009c42:	920d      	str	r2, [sp, #52]	@ 0x34
 8009c44:	e721      	b.n	8009a8a <_dtoa_r+0x71a>
 8009c46:	9c08      	ldr	r4, [sp, #32]
 8009c48:	9e00      	ldr	r6, [sp, #0]
 8009c4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009c4c:	e728      	b.n	8009aa0 <_dtoa_r+0x730>
 8009c4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009c52:	e751      	b.n	8009af8 <_dtoa_r+0x788>
 8009c54:	9a08      	ldr	r2, [sp, #32]
 8009c56:	9902      	ldr	r1, [sp, #8]
 8009c58:	e750      	b.n	8009afc <_dtoa_r+0x78c>
 8009c5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009c5e:	e751      	b.n	8009b04 <_dtoa_r+0x794>
 8009c60:	2300      	movs	r3, #0
 8009c62:	e779      	b.n	8009b58 <_dtoa_r+0x7e8>
 8009c64:	9b04      	ldr	r3, [sp, #16]
 8009c66:	e777      	b.n	8009b58 <_dtoa_r+0x7e8>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	9308      	str	r3, [sp, #32]
 8009c6c:	e779      	b.n	8009b62 <_dtoa_r+0x7f2>
 8009c6e:	d093      	beq.n	8009b98 <_dtoa_r+0x828>
 8009c70:	331c      	adds	r3, #28
 8009c72:	9a00      	ldr	r2, [sp, #0]
 8009c74:	441a      	add	r2, r3
 8009c76:	441e      	add	r6, r3
 8009c78:	9200      	str	r2, [sp, #0]
 8009c7a:	9a06      	ldr	r2, [sp, #24]
 8009c7c:	441a      	add	r2, r3
 8009c7e:	9206      	str	r2, [sp, #24]
 8009c80:	e78a      	b.n	8009b98 <_dtoa_r+0x828>
 8009c82:	4603      	mov	r3, r0
 8009c84:	e7f4      	b.n	8009c70 <_dtoa_r+0x900>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	46b8      	mov	r8, r7
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	dc20      	bgt.n	8009cd0 <_dtoa_r+0x960>
 8009c8e:	469b      	mov	fp, r3
 8009c90:	9b07      	ldr	r3, [sp, #28]
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	dd1e      	ble.n	8009cd4 <_dtoa_r+0x964>
 8009c96:	f1bb 0f00 	cmp.w	fp, #0
 8009c9a:	f47f adb1 	bne.w	8009800 <_dtoa_r+0x490>
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	465b      	mov	r3, fp
 8009ca2:	2205      	movs	r2, #5
 8009ca4:	4648      	mov	r0, r9
 8009ca6:	f000 fa97 	bl	800a1d8 <__multadd>
 8009caa:	4601      	mov	r1, r0
 8009cac:	4604      	mov	r4, r0
 8009cae:	9802      	ldr	r0, [sp, #8]
 8009cb0:	f000 fca6 	bl	800a600 <__mcmp>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	f77f ada3 	ble.w	8009800 <_dtoa_r+0x490>
 8009cba:	4656      	mov	r6, sl
 8009cbc:	2331      	movs	r3, #49	@ 0x31
 8009cbe:	f108 0801 	add.w	r8, r8, #1
 8009cc2:	f806 3b01 	strb.w	r3, [r6], #1
 8009cc6:	e59f      	b.n	8009808 <_dtoa_r+0x498>
 8009cc8:	46b8      	mov	r8, r7
 8009cca:	9c03      	ldr	r4, [sp, #12]
 8009ccc:	4625      	mov	r5, r4
 8009cce:	e7f4      	b.n	8009cba <_dtoa_r+0x94a>
 8009cd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 8102 	beq.w	8009ee0 <_dtoa_r+0xb70>
 8009cdc:	2e00      	cmp	r6, #0
 8009cde:	dd05      	ble.n	8009cec <_dtoa_r+0x97c>
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	4632      	mov	r2, r6
 8009ce4:	4648      	mov	r0, r9
 8009ce6:	f000 fc1f 	bl	800a528 <__lshift>
 8009cea:	4605      	mov	r5, r0
 8009cec:	9b08      	ldr	r3, [sp, #32]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d05c      	beq.n	8009dac <_dtoa_r+0xa3c>
 8009cf2:	6869      	ldr	r1, [r5, #4]
 8009cf4:	4648      	mov	r0, r9
 8009cf6:	f000 fa0d 	bl	800a114 <_Balloc>
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <_dtoa_r+0x99a>
 8009cfe:	4b83      	ldr	r3, [pc, #524]	@ (8009f0c <_dtoa_r+0xb9c>)
 8009d00:	4602      	mov	r2, r0
 8009d02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009d06:	f7ff bb4a 	b.w	800939e <_dtoa_r+0x2e>
 8009d0a:	692a      	ldr	r2, [r5, #16]
 8009d0c:	f105 010c 	add.w	r1, r5, #12
 8009d10:	300c      	adds	r0, #12
 8009d12:	3202      	adds	r2, #2
 8009d14:	0092      	lsls	r2, r2, #2
 8009d16:	f001 f811 	bl	800ad3c <memcpy>
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	4631      	mov	r1, r6
 8009d1e:	4648      	mov	r0, r9
 8009d20:	f000 fc02 	bl	800a528 <__lshift>
 8009d24:	f10a 0301 	add.w	r3, sl, #1
 8009d28:	462f      	mov	r7, r5
 8009d2a:	4605      	mov	r5, r0
 8009d2c:	9300      	str	r3, [sp, #0]
 8009d2e:	eb0a 030b 	add.w	r3, sl, fp
 8009d32:	9308      	str	r3, [sp, #32]
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	f003 0301 	and.w	r3, r3, #1
 8009d3a:	9306      	str	r3, [sp, #24]
 8009d3c:	9b00      	ldr	r3, [sp, #0]
 8009d3e:	4621      	mov	r1, r4
 8009d40:	9802      	ldr	r0, [sp, #8]
 8009d42:	f103 3bff 	add.w	fp, r3, #4294967295
 8009d46:	f7ff fa86 	bl	8009256 <quorem>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	4639      	mov	r1, r7
 8009d4e:	9003      	str	r0, [sp, #12]
 8009d50:	3330      	adds	r3, #48	@ 0x30
 8009d52:	9802      	ldr	r0, [sp, #8]
 8009d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d56:	f000 fc53 	bl	800a600 <__mcmp>
 8009d5a:	462a      	mov	r2, r5
 8009d5c:	9004      	str	r0, [sp, #16]
 8009d5e:	4621      	mov	r1, r4
 8009d60:	4648      	mov	r0, r9
 8009d62:	f000 fc69 	bl	800a638 <__mdiff>
 8009d66:	68c2      	ldr	r2, [r0, #12]
 8009d68:	4606      	mov	r6, r0
 8009d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d6c:	bb02      	cbnz	r2, 8009db0 <_dtoa_r+0xa40>
 8009d6e:	4601      	mov	r1, r0
 8009d70:	9802      	ldr	r0, [sp, #8]
 8009d72:	f000 fc45 	bl	800a600 <__mcmp>
 8009d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d78:	4602      	mov	r2, r0
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4648      	mov	r0, r9
 8009d7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d82:	f000 fa07 	bl	800a194 <_Bfree>
 8009d86:	9b07      	ldr	r3, [sp, #28]
 8009d88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d8a:	9e00      	ldr	r6, [sp, #0]
 8009d8c:	ea42 0103 	orr.w	r1, r2, r3
 8009d90:	9b06      	ldr	r3, [sp, #24]
 8009d92:	4319      	orrs	r1, r3
 8009d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d96:	d10d      	bne.n	8009db4 <_dtoa_r+0xa44>
 8009d98:	2b39      	cmp	r3, #57	@ 0x39
 8009d9a:	d027      	beq.n	8009dec <_dtoa_r+0xa7c>
 8009d9c:	9a04      	ldr	r2, [sp, #16]
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	dd01      	ble.n	8009da6 <_dtoa_r+0xa36>
 8009da2:	9b03      	ldr	r3, [sp, #12]
 8009da4:	3331      	adds	r3, #49	@ 0x31
 8009da6:	f88b 3000 	strb.w	r3, [fp]
 8009daa:	e52e      	b.n	800980a <_dtoa_r+0x49a>
 8009dac:	4628      	mov	r0, r5
 8009dae:	e7b9      	b.n	8009d24 <_dtoa_r+0x9b4>
 8009db0:	2201      	movs	r2, #1
 8009db2:	e7e2      	b.n	8009d7a <_dtoa_r+0xa0a>
 8009db4:	9904      	ldr	r1, [sp, #16]
 8009db6:	2900      	cmp	r1, #0
 8009db8:	db04      	blt.n	8009dc4 <_dtoa_r+0xa54>
 8009dba:	9807      	ldr	r0, [sp, #28]
 8009dbc:	4301      	orrs	r1, r0
 8009dbe:	9806      	ldr	r0, [sp, #24]
 8009dc0:	4301      	orrs	r1, r0
 8009dc2:	d120      	bne.n	8009e06 <_dtoa_r+0xa96>
 8009dc4:	2a00      	cmp	r2, #0
 8009dc6:	ddee      	ble.n	8009da6 <_dtoa_r+0xa36>
 8009dc8:	2201      	movs	r2, #1
 8009dca:	9902      	ldr	r1, [sp, #8]
 8009dcc:	4648      	mov	r0, r9
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	f000 fbaa 	bl	800a528 <__lshift>
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	9002      	str	r0, [sp, #8]
 8009dd8:	f000 fc12 	bl	800a600 <__mcmp>
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	9b00      	ldr	r3, [sp, #0]
 8009de0:	dc02      	bgt.n	8009de8 <_dtoa_r+0xa78>
 8009de2:	d1e0      	bne.n	8009da6 <_dtoa_r+0xa36>
 8009de4:	07da      	lsls	r2, r3, #31
 8009de6:	d5de      	bpl.n	8009da6 <_dtoa_r+0xa36>
 8009de8:	2b39      	cmp	r3, #57	@ 0x39
 8009dea:	d1da      	bne.n	8009da2 <_dtoa_r+0xa32>
 8009dec:	2339      	movs	r3, #57	@ 0x39
 8009dee:	f88b 3000 	strb.w	r3, [fp]
 8009df2:	4633      	mov	r3, r6
 8009df4:	461e      	mov	r6, r3
 8009df6:	3b01      	subs	r3, #1
 8009df8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009dfc:	2a39      	cmp	r2, #57	@ 0x39
 8009dfe:	d04f      	beq.n	8009ea0 <_dtoa_r+0xb30>
 8009e00:	3201      	adds	r2, #1
 8009e02:	701a      	strb	r2, [r3, #0]
 8009e04:	e501      	b.n	800980a <_dtoa_r+0x49a>
 8009e06:	2a00      	cmp	r2, #0
 8009e08:	dd03      	ble.n	8009e12 <_dtoa_r+0xaa2>
 8009e0a:	2b39      	cmp	r3, #57	@ 0x39
 8009e0c:	d0ee      	beq.n	8009dec <_dtoa_r+0xa7c>
 8009e0e:	3301      	adds	r3, #1
 8009e10:	e7c9      	b.n	8009da6 <_dtoa_r+0xa36>
 8009e12:	9a00      	ldr	r2, [sp, #0]
 8009e14:	9908      	ldr	r1, [sp, #32]
 8009e16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e1a:	428a      	cmp	r2, r1
 8009e1c:	d029      	beq.n	8009e72 <_dtoa_r+0xb02>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	220a      	movs	r2, #10
 8009e22:	9902      	ldr	r1, [sp, #8]
 8009e24:	4648      	mov	r0, r9
 8009e26:	f000 f9d7 	bl	800a1d8 <__multadd>
 8009e2a:	42af      	cmp	r7, r5
 8009e2c:	9002      	str	r0, [sp, #8]
 8009e2e:	f04f 0300 	mov.w	r3, #0
 8009e32:	f04f 020a 	mov.w	r2, #10
 8009e36:	4639      	mov	r1, r7
 8009e38:	4648      	mov	r0, r9
 8009e3a:	d107      	bne.n	8009e4c <_dtoa_r+0xadc>
 8009e3c:	f000 f9cc 	bl	800a1d8 <__multadd>
 8009e40:	4607      	mov	r7, r0
 8009e42:	4605      	mov	r5, r0
 8009e44:	9b00      	ldr	r3, [sp, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	e777      	b.n	8009d3c <_dtoa_r+0x9cc>
 8009e4c:	f000 f9c4 	bl	800a1d8 <__multadd>
 8009e50:	4629      	mov	r1, r5
 8009e52:	4607      	mov	r7, r0
 8009e54:	2300      	movs	r3, #0
 8009e56:	220a      	movs	r2, #10
 8009e58:	4648      	mov	r0, r9
 8009e5a:	f000 f9bd 	bl	800a1d8 <__multadd>
 8009e5e:	4605      	mov	r5, r0
 8009e60:	e7f0      	b.n	8009e44 <_dtoa_r+0xad4>
 8009e62:	f1bb 0f00 	cmp.w	fp, #0
 8009e66:	f04f 0700 	mov.w	r7, #0
 8009e6a:	bfcc      	ite	gt
 8009e6c:	465e      	movgt	r6, fp
 8009e6e:	2601      	movle	r6, #1
 8009e70:	4456      	add	r6, sl
 8009e72:	2201      	movs	r2, #1
 8009e74:	9902      	ldr	r1, [sp, #8]
 8009e76:	4648      	mov	r0, r9
 8009e78:	9300      	str	r3, [sp, #0]
 8009e7a:	f000 fb55 	bl	800a528 <__lshift>
 8009e7e:	4621      	mov	r1, r4
 8009e80:	9002      	str	r0, [sp, #8]
 8009e82:	f000 fbbd 	bl	800a600 <__mcmp>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	dcb3      	bgt.n	8009df2 <_dtoa_r+0xa82>
 8009e8a:	d102      	bne.n	8009e92 <_dtoa_r+0xb22>
 8009e8c:	9b00      	ldr	r3, [sp, #0]
 8009e8e:	07db      	lsls	r3, r3, #31
 8009e90:	d4af      	bmi.n	8009df2 <_dtoa_r+0xa82>
 8009e92:	4633      	mov	r3, r6
 8009e94:	461e      	mov	r6, r3
 8009e96:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e9a:	2a30      	cmp	r2, #48	@ 0x30
 8009e9c:	d0fa      	beq.n	8009e94 <_dtoa_r+0xb24>
 8009e9e:	e4b4      	b.n	800980a <_dtoa_r+0x49a>
 8009ea0:	459a      	cmp	sl, r3
 8009ea2:	d1a7      	bne.n	8009df4 <_dtoa_r+0xa84>
 8009ea4:	2331      	movs	r3, #49	@ 0x31
 8009ea6:	f108 0801 	add.w	r8, r8, #1
 8009eaa:	f88a 3000 	strb.w	r3, [sl]
 8009eae:	e4ac      	b.n	800980a <_dtoa_r+0x49a>
 8009eb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009eb2:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009f10 <_dtoa_r+0xba0>
 8009eb6:	b11b      	cbz	r3, 8009ec0 <_dtoa_r+0xb50>
 8009eb8:	f10a 0308 	add.w	r3, sl, #8
 8009ebc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	4650      	mov	r0, sl
 8009ec2:	b017      	add	sp, #92	@ 0x5c
 8009ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec8:	9b07      	ldr	r3, [sp, #28]
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	f77f ae2d 	ble.w	8009b2a <_dtoa_r+0x7ba>
 8009ed0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ed2:	9308      	str	r3, [sp, #32]
 8009ed4:	2001      	movs	r0, #1
 8009ed6:	e64c      	b.n	8009b72 <_dtoa_r+0x802>
 8009ed8:	f1bb 0f00 	cmp.w	fp, #0
 8009edc:	f77f aed8 	ble.w	8009c90 <_dtoa_r+0x920>
 8009ee0:	4656      	mov	r6, sl
 8009ee2:	4621      	mov	r1, r4
 8009ee4:	9802      	ldr	r0, [sp, #8]
 8009ee6:	f7ff f9b6 	bl	8009256 <quorem>
 8009eea:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009eee:	f806 3b01 	strb.w	r3, [r6], #1
 8009ef2:	eba6 020a 	sub.w	r2, r6, sl
 8009ef6:	4593      	cmp	fp, r2
 8009ef8:	ddb3      	ble.n	8009e62 <_dtoa_r+0xaf2>
 8009efa:	2300      	movs	r3, #0
 8009efc:	220a      	movs	r2, #10
 8009efe:	9902      	ldr	r1, [sp, #8]
 8009f00:	4648      	mov	r0, r9
 8009f02:	f000 f969 	bl	800a1d8 <__multadd>
 8009f06:	9002      	str	r0, [sp, #8]
 8009f08:	e7eb      	b.n	8009ee2 <_dtoa_r+0xb72>
 8009f0a:	bf00      	nop
 8009f0c:	0800c18c 	.word	0x0800c18c
 8009f10:	0800c110 	.word	0x0800c110

08009f14 <_free_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	4605      	mov	r5, r0
 8009f18:	2900      	cmp	r1, #0
 8009f1a:	d041      	beq.n	8009fa0 <_free_r+0x8c>
 8009f1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f20:	1f0c      	subs	r4, r1, #4
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bfb8      	it	lt
 8009f26:	18e4      	addlt	r4, r4, r3
 8009f28:	f000 f8e8 	bl	800a0fc <__malloc_lock>
 8009f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8009fa4 <_free_r+0x90>)
 8009f2e:	6813      	ldr	r3, [r2, #0]
 8009f30:	b933      	cbnz	r3, 8009f40 <_free_r+0x2c>
 8009f32:	6063      	str	r3, [r4, #4]
 8009f34:	6014      	str	r4, [r2, #0]
 8009f36:	4628      	mov	r0, r5
 8009f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f3c:	f000 b8e4 	b.w	800a108 <__malloc_unlock>
 8009f40:	42a3      	cmp	r3, r4
 8009f42:	d908      	bls.n	8009f56 <_free_r+0x42>
 8009f44:	6820      	ldr	r0, [r4, #0]
 8009f46:	1821      	adds	r1, r4, r0
 8009f48:	428b      	cmp	r3, r1
 8009f4a:	bf01      	itttt	eq
 8009f4c:	6819      	ldreq	r1, [r3, #0]
 8009f4e:	685b      	ldreq	r3, [r3, #4]
 8009f50:	1809      	addeq	r1, r1, r0
 8009f52:	6021      	streq	r1, [r4, #0]
 8009f54:	e7ed      	b.n	8009f32 <_free_r+0x1e>
 8009f56:	461a      	mov	r2, r3
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	b10b      	cbz	r3, 8009f60 <_free_r+0x4c>
 8009f5c:	42a3      	cmp	r3, r4
 8009f5e:	d9fa      	bls.n	8009f56 <_free_r+0x42>
 8009f60:	6811      	ldr	r1, [r2, #0]
 8009f62:	1850      	adds	r0, r2, r1
 8009f64:	42a0      	cmp	r0, r4
 8009f66:	d10b      	bne.n	8009f80 <_free_r+0x6c>
 8009f68:	6820      	ldr	r0, [r4, #0]
 8009f6a:	4401      	add	r1, r0
 8009f6c:	1850      	adds	r0, r2, r1
 8009f6e:	6011      	str	r1, [r2, #0]
 8009f70:	4283      	cmp	r3, r0
 8009f72:	d1e0      	bne.n	8009f36 <_free_r+0x22>
 8009f74:	6818      	ldr	r0, [r3, #0]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	4408      	add	r0, r1
 8009f7a:	6053      	str	r3, [r2, #4]
 8009f7c:	6010      	str	r0, [r2, #0]
 8009f7e:	e7da      	b.n	8009f36 <_free_r+0x22>
 8009f80:	d902      	bls.n	8009f88 <_free_r+0x74>
 8009f82:	230c      	movs	r3, #12
 8009f84:	602b      	str	r3, [r5, #0]
 8009f86:	e7d6      	b.n	8009f36 <_free_r+0x22>
 8009f88:	6820      	ldr	r0, [r4, #0]
 8009f8a:	1821      	adds	r1, r4, r0
 8009f8c:	428b      	cmp	r3, r1
 8009f8e:	bf02      	ittt	eq
 8009f90:	6819      	ldreq	r1, [r3, #0]
 8009f92:	685b      	ldreq	r3, [r3, #4]
 8009f94:	1809      	addeq	r1, r1, r0
 8009f96:	6063      	str	r3, [r4, #4]
 8009f98:	bf08      	it	eq
 8009f9a:	6021      	streq	r1, [r4, #0]
 8009f9c:	6054      	str	r4, [r2, #4]
 8009f9e:	e7ca      	b.n	8009f36 <_free_r+0x22>
 8009fa0:	bd38      	pop	{r3, r4, r5, pc}
 8009fa2:	bf00      	nop
 8009fa4:	200017b4 	.word	0x200017b4

08009fa8 <malloc>:
 8009fa8:	4b02      	ldr	r3, [pc, #8]	@ (8009fb4 <malloc+0xc>)
 8009faa:	4601      	mov	r1, r0
 8009fac:	6818      	ldr	r0, [r3, #0]
 8009fae:	f000 b825 	b.w	8009ffc <_malloc_r>
 8009fb2:	bf00      	nop
 8009fb4:	20000050 	.word	0x20000050

08009fb8 <sbrk_aligned>:
 8009fb8:	b570      	push	{r4, r5, r6, lr}
 8009fba:	4e0f      	ldr	r6, [pc, #60]	@ (8009ff8 <sbrk_aligned+0x40>)
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	6831      	ldr	r1, [r6, #0]
 8009fc2:	b911      	cbnz	r1, 8009fca <sbrk_aligned+0x12>
 8009fc4:	f000 feaa 	bl	800ad1c <_sbrk_r>
 8009fc8:	6030      	str	r0, [r6, #0]
 8009fca:	4621      	mov	r1, r4
 8009fcc:	4628      	mov	r0, r5
 8009fce:	f000 fea5 	bl	800ad1c <_sbrk_r>
 8009fd2:	1c43      	adds	r3, r0, #1
 8009fd4:	d103      	bne.n	8009fde <sbrk_aligned+0x26>
 8009fd6:	f04f 34ff 	mov.w	r4, #4294967295
 8009fda:	4620      	mov	r0, r4
 8009fdc:	bd70      	pop	{r4, r5, r6, pc}
 8009fde:	1cc4      	adds	r4, r0, #3
 8009fe0:	f024 0403 	bic.w	r4, r4, #3
 8009fe4:	42a0      	cmp	r0, r4
 8009fe6:	d0f8      	beq.n	8009fda <sbrk_aligned+0x22>
 8009fe8:	1a21      	subs	r1, r4, r0
 8009fea:	4628      	mov	r0, r5
 8009fec:	f000 fe96 	bl	800ad1c <_sbrk_r>
 8009ff0:	3001      	adds	r0, #1
 8009ff2:	d1f2      	bne.n	8009fda <sbrk_aligned+0x22>
 8009ff4:	e7ef      	b.n	8009fd6 <sbrk_aligned+0x1e>
 8009ff6:	bf00      	nop
 8009ff8:	200017b0 	.word	0x200017b0

08009ffc <_malloc_r>:
 8009ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a000:	1ccd      	adds	r5, r1, #3
 800a002:	4606      	mov	r6, r0
 800a004:	f025 0503 	bic.w	r5, r5, #3
 800a008:	3508      	adds	r5, #8
 800a00a:	2d0c      	cmp	r5, #12
 800a00c:	bf38      	it	cc
 800a00e:	250c      	movcc	r5, #12
 800a010:	2d00      	cmp	r5, #0
 800a012:	db01      	blt.n	800a018 <_malloc_r+0x1c>
 800a014:	42a9      	cmp	r1, r5
 800a016:	d904      	bls.n	800a022 <_malloc_r+0x26>
 800a018:	230c      	movs	r3, #12
 800a01a:	6033      	str	r3, [r6, #0]
 800a01c:	2000      	movs	r0, #0
 800a01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a0f8 <_malloc_r+0xfc>
 800a026:	f000 f869 	bl	800a0fc <__malloc_lock>
 800a02a:	f8d8 3000 	ldr.w	r3, [r8]
 800a02e:	461c      	mov	r4, r3
 800a030:	bb44      	cbnz	r4, 800a084 <_malloc_r+0x88>
 800a032:	4629      	mov	r1, r5
 800a034:	4630      	mov	r0, r6
 800a036:	f7ff ffbf 	bl	8009fb8 <sbrk_aligned>
 800a03a:	1c43      	adds	r3, r0, #1
 800a03c:	4604      	mov	r4, r0
 800a03e:	d158      	bne.n	800a0f2 <_malloc_r+0xf6>
 800a040:	f8d8 4000 	ldr.w	r4, [r8]
 800a044:	4627      	mov	r7, r4
 800a046:	2f00      	cmp	r7, #0
 800a048:	d143      	bne.n	800a0d2 <_malloc_r+0xd6>
 800a04a:	2c00      	cmp	r4, #0
 800a04c:	d04b      	beq.n	800a0e6 <_malloc_r+0xea>
 800a04e:	6823      	ldr	r3, [r4, #0]
 800a050:	4639      	mov	r1, r7
 800a052:	4630      	mov	r0, r6
 800a054:	eb04 0903 	add.w	r9, r4, r3
 800a058:	f000 fe60 	bl	800ad1c <_sbrk_r>
 800a05c:	4581      	cmp	r9, r0
 800a05e:	d142      	bne.n	800a0e6 <_malloc_r+0xea>
 800a060:	6821      	ldr	r1, [r4, #0]
 800a062:	4630      	mov	r0, r6
 800a064:	1a6d      	subs	r5, r5, r1
 800a066:	4629      	mov	r1, r5
 800a068:	f7ff ffa6 	bl	8009fb8 <sbrk_aligned>
 800a06c:	3001      	adds	r0, #1
 800a06e:	d03a      	beq.n	800a0e6 <_malloc_r+0xea>
 800a070:	6823      	ldr	r3, [r4, #0]
 800a072:	442b      	add	r3, r5
 800a074:	6023      	str	r3, [r4, #0]
 800a076:	f8d8 3000 	ldr.w	r3, [r8]
 800a07a:	685a      	ldr	r2, [r3, #4]
 800a07c:	bb62      	cbnz	r2, 800a0d8 <_malloc_r+0xdc>
 800a07e:	f8c8 7000 	str.w	r7, [r8]
 800a082:	e00f      	b.n	800a0a4 <_malloc_r+0xa8>
 800a084:	6822      	ldr	r2, [r4, #0]
 800a086:	1b52      	subs	r2, r2, r5
 800a088:	d420      	bmi.n	800a0cc <_malloc_r+0xd0>
 800a08a:	2a0b      	cmp	r2, #11
 800a08c:	d917      	bls.n	800a0be <_malloc_r+0xc2>
 800a08e:	1961      	adds	r1, r4, r5
 800a090:	42a3      	cmp	r3, r4
 800a092:	6025      	str	r5, [r4, #0]
 800a094:	bf18      	it	ne
 800a096:	6059      	strne	r1, [r3, #4]
 800a098:	6863      	ldr	r3, [r4, #4]
 800a09a:	bf08      	it	eq
 800a09c:	f8c8 1000 	streq.w	r1, [r8]
 800a0a0:	5162      	str	r2, [r4, r5]
 800a0a2:	604b      	str	r3, [r1, #4]
 800a0a4:	4630      	mov	r0, r6
 800a0a6:	f000 f82f 	bl	800a108 <__malloc_unlock>
 800a0aa:	f104 000b 	add.w	r0, r4, #11
 800a0ae:	1d23      	adds	r3, r4, #4
 800a0b0:	f020 0007 	bic.w	r0, r0, #7
 800a0b4:	1ac2      	subs	r2, r0, r3
 800a0b6:	bf1c      	itt	ne
 800a0b8:	1a1b      	subne	r3, r3, r0
 800a0ba:	50a3      	strne	r3, [r4, r2]
 800a0bc:	e7af      	b.n	800a01e <_malloc_r+0x22>
 800a0be:	6862      	ldr	r2, [r4, #4]
 800a0c0:	42a3      	cmp	r3, r4
 800a0c2:	bf0c      	ite	eq
 800a0c4:	f8c8 2000 	streq.w	r2, [r8]
 800a0c8:	605a      	strne	r2, [r3, #4]
 800a0ca:	e7eb      	b.n	800a0a4 <_malloc_r+0xa8>
 800a0cc:	4623      	mov	r3, r4
 800a0ce:	6864      	ldr	r4, [r4, #4]
 800a0d0:	e7ae      	b.n	800a030 <_malloc_r+0x34>
 800a0d2:	463c      	mov	r4, r7
 800a0d4:	687f      	ldr	r7, [r7, #4]
 800a0d6:	e7b6      	b.n	800a046 <_malloc_r+0x4a>
 800a0d8:	461a      	mov	r2, r3
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	42a3      	cmp	r3, r4
 800a0de:	d1fb      	bne.n	800a0d8 <_malloc_r+0xdc>
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	6053      	str	r3, [r2, #4]
 800a0e4:	e7de      	b.n	800a0a4 <_malloc_r+0xa8>
 800a0e6:	230c      	movs	r3, #12
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	6033      	str	r3, [r6, #0]
 800a0ec:	f000 f80c 	bl	800a108 <__malloc_unlock>
 800a0f0:	e794      	b.n	800a01c <_malloc_r+0x20>
 800a0f2:	6005      	str	r5, [r0, #0]
 800a0f4:	e7d6      	b.n	800a0a4 <_malloc_r+0xa8>
 800a0f6:	bf00      	nop
 800a0f8:	200017b4 	.word	0x200017b4

0800a0fc <__malloc_lock>:
 800a0fc:	4801      	ldr	r0, [pc, #4]	@ (800a104 <__malloc_lock+0x8>)
 800a0fe:	f7ff b89a 	b.w	8009236 <__retarget_lock_acquire_recursive>
 800a102:	bf00      	nop
 800a104:	200017ac 	.word	0x200017ac

0800a108 <__malloc_unlock>:
 800a108:	4801      	ldr	r0, [pc, #4]	@ (800a110 <__malloc_unlock+0x8>)
 800a10a:	f7ff b895 	b.w	8009238 <__retarget_lock_release_recursive>
 800a10e:	bf00      	nop
 800a110:	200017ac 	.word	0x200017ac

0800a114 <_Balloc>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	69c6      	ldr	r6, [r0, #28]
 800a118:	4604      	mov	r4, r0
 800a11a:	460d      	mov	r5, r1
 800a11c:	b976      	cbnz	r6, 800a13c <_Balloc+0x28>
 800a11e:	2010      	movs	r0, #16
 800a120:	f7ff ff42 	bl	8009fa8 <malloc>
 800a124:	4602      	mov	r2, r0
 800a126:	61e0      	str	r0, [r4, #28]
 800a128:	b920      	cbnz	r0, 800a134 <_Balloc+0x20>
 800a12a:	4b18      	ldr	r3, [pc, #96]	@ (800a18c <_Balloc+0x78>)
 800a12c:	216b      	movs	r1, #107	@ 0x6b
 800a12e:	4818      	ldr	r0, [pc, #96]	@ (800a190 <_Balloc+0x7c>)
 800a130:	f000 fe12 	bl	800ad58 <__assert_func>
 800a134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a138:	6006      	str	r6, [r0, #0]
 800a13a:	60c6      	str	r6, [r0, #12]
 800a13c:	69e6      	ldr	r6, [r4, #28]
 800a13e:	68f3      	ldr	r3, [r6, #12]
 800a140:	b183      	cbz	r3, 800a164 <_Balloc+0x50>
 800a142:	69e3      	ldr	r3, [r4, #28]
 800a144:	68db      	ldr	r3, [r3, #12]
 800a146:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a14a:	b9b8      	cbnz	r0, 800a17c <_Balloc+0x68>
 800a14c:	2101      	movs	r1, #1
 800a14e:	4620      	mov	r0, r4
 800a150:	fa01 f605 	lsl.w	r6, r1, r5
 800a154:	1d72      	adds	r2, r6, #5
 800a156:	0092      	lsls	r2, r2, #2
 800a158:	f000 fe1c 	bl	800ad94 <_calloc_r>
 800a15c:	b160      	cbz	r0, 800a178 <_Balloc+0x64>
 800a15e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a162:	e00e      	b.n	800a182 <_Balloc+0x6e>
 800a164:	2221      	movs	r2, #33	@ 0x21
 800a166:	2104      	movs	r1, #4
 800a168:	4620      	mov	r0, r4
 800a16a:	f000 fe13 	bl	800ad94 <_calloc_r>
 800a16e:	69e3      	ldr	r3, [r4, #28]
 800a170:	60f0      	str	r0, [r6, #12]
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1e4      	bne.n	800a142 <_Balloc+0x2e>
 800a178:	2000      	movs	r0, #0
 800a17a:	bd70      	pop	{r4, r5, r6, pc}
 800a17c:	6802      	ldr	r2, [r0, #0]
 800a17e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a182:	2300      	movs	r3, #0
 800a184:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a188:	e7f7      	b.n	800a17a <_Balloc+0x66>
 800a18a:	bf00      	nop
 800a18c:	0800c11d 	.word	0x0800c11d
 800a190:	0800c19d 	.word	0x0800c19d

0800a194 <_Bfree>:
 800a194:	b570      	push	{r4, r5, r6, lr}
 800a196:	69c6      	ldr	r6, [r0, #28]
 800a198:	4605      	mov	r5, r0
 800a19a:	460c      	mov	r4, r1
 800a19c:	b976      	cbnz	r6, 800a1bc <_Bfree+0x28>
 800a19e:	2010      	movs	r0, #16
 800a1a0:	f7ff ff02 	bl	8009fa8 <malloc>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	61e8      	str	r0, [r5, #28]
 800a1a8:	b920      	cbnz	r0, 800a1b4 <_Bfree+0x20>
 800a1aa:	4b09      	ldr	r3, [pc, #36]	@ (800a1d0 <_Bfree+0x3c>)
 800a1ac:	218f      	movs	r1, #143	@ 0x8f
 800a1ae:	4809      	ldr	r0, [pc, #36]	@ (800a1d4 <_Bfree+0x40>)
 800a1b0:	f000 fdd2 	bl	800ad58 <__assert_func>
 800a1b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1b8:	6006      	str	r6, [r0, #0]
 800a1ba:	60c6      	str	r6, [r0, #12]
 800a1bc:	b13c      	cbz	r4, 800a1ce <_Bfree+0x3a>
 800a1be:	69eb      	ldr	r3, [r5, #28]
 800a1c0:	6862      	ldr	r2, [r4, #4]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1c8:	6021      	str	r1, [r4, #0]
 800a1ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1ce:	bd70      	pop	{r4, r5, r6, pc}
 800a1d0:	0800c11d 	.word	0x0800c11d
 800a1d4:	0800c19d 	.word	0x0800c19d

0800a1d8 <__multadd>:
 800a1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1dc:	f101 0c14 	add.w	ip, r1, #20
 800a1e0:	4607      	mov	r7, r0
 800a1e2:	460c      	mov	r4, r1
 800a1e4:	461e      	mov	r6, r3
 800a1e6:	690d      	ldr	r5, [r1, #16]
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	f8dc 3000 	ldr.w	r3, [ip]
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	b299      	uxth	r1, r3
 800a1f2:	4285      	cmp	r5, r0
 800a1f4:	fb02 6101 	mla	r1, r2, r1, r6
 800a1f8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1fc:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800a200:	b289      	uxth	r1, r1
 800a202:	fb02 3306 	mla	r3, r2, r6, r3
 800a206:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a20a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a20e:	f84c 1b04 	str.w	r1, [ip], #4
 800a212:	dcea      	bgt.n	800a1ea <__multadd+0x12>
 800a214:	b30e      	cbz	r6, 800a25a <__multadd+0x82>
 800a216:	68a3      	ldr	r3, [r4, #8]
 800a218:	42ab      	cmp	r3, r5
 800a21a:	dc19      	bgt.n	800a250 <__multadd+0x78>
 800a21c:	6861      	ldr	r1, [r4, #4]
 800a21e:	4638      	mov	r0, r7
 800a220:	3101      	adds	r1, #1
 800a222:	f7ff ff77 	bl	800a114 <_Balloc>
 800a226:	4680      	mov	r8, r0
 800a228:	b928      	cbnz	r0, 800a236 <__multadd+0x5e>
 800a22a:	4602      	mov	r2, r0
 800a22c:	4b0c      	ldr	r3, [pc, #48]	@ (800a260 <__multadd+0x88>)
 800a22e:	21ba      	movs	r1, #186	@ 0xba
 800a230:	480c      	ldr	r0, [pc, #48]	@ (800a264 <__multadd+0x8c>)
 800a232:	f000 fd91 	bl	800ad58 <__assert_func>
 800a236:	6922      	ldr	r2, [r4, #16]
 800a238:	f104 010c 	add.w	r1, r4, #12
 800a23c:	300c      	adds	r0, #12
 800a23e:	3202      	adds	r2, #2
 800a240:	0092      	lsls	r2, r2, #2
 800a242:	f000 fd7b 	bl	800ad3c <memcpy>
 800a246:	4621      	mov	r1, r4
 800a248:	4644      	mov	r4, r8
 800a24a:	4638      	mov	r0, r7
 800a24c:	f7ff ffa2 	bl	800a194 <_Bfree>
 800a250:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a254:	3501      	adds	r5, #1
 800a256:	615e      	str	r6, [r3, #20]
 800a258:	6125      	str	r5, [r4, #16]
 800a25a:	4620      	mov	r0, r4
 800a25c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a260:	0800c18c 	.word	0x0800c18c
 800a264:	0800c19d 	.word	0x0800c19d

0800a268 <__hi0bits>:
 800a268:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a26c:	4603      	mov	r3, r0
 800a26e:	bf36      	itet	cc
 800a270:	0403      	lslcc	r3, r0, #16
 800a272:	2000      	movcs	r0, #0
 800a274:	2010      	movcc	r0, #16
 800a276:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a27a:	bf3c      	itt	cc
 800a27c:	021b      	lslcc	r3, r3, #8
 800a27e:	3008      	addcc	r0, #8
 800a280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a284:	bf3c      	itt	cc
 800a286:	011b      	lslcc	r3, r3, #4
 800a288:	3004      	addcc	r0, #4
 800a28a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a28e:	bf3c      	itt	cc
 800a290:	009b      	lslcc	r3, r3, #2
 800a292:	3002      	addcc	r0, #2
 800a294:	2b00      	cmp	r3, #0
 800a296:	db05      	blt.n	800a2a4 <__hi0bits+0x3c>
 800a298:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a29c:	f100 0001 	add.w	r0, r0, #1
 800a2a0:	bf08      	it	eq
 800a2a2:	2020      	moveq	r0, #32
 800a2a4:	4770      	bx	lr

0800a2a6 <__lo0bits>:
 800a2a6:	6803      	ldr	r3, [r0, #0]
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	f013 0007 	ands.w	r0, r3, #7
 800a2ae:	d00b      	beq.n	800a2c8 <__lo0bits+0x22>
 800a2b0:	07d9      	lsls	r1, r3, #31
 800a2b2:	d421      	bmi.n	800a2f8 <__lo0bits+0x52>
 800a2b4:	0798      	lsls	r0, r3, #30
 800a2b6:	bf47      	ittee	mi
 800a2b8:	085b      	lsrmi	r3, r3, #1
 800a2ba:	2001      	movmi	r0, #1
 800a2bc:	089b      	lsrpl	r3, r3, #2
 800a2be:	2002      	movpl	r0, #2
 800a2c0:	bf4c      	ite	mi
 800a2c2:	6013      	strmi	r3, [r2, #0]
 800a2c4:	6013      	strpl	r3, [r2, #0]
 800a2c6:	4770      	bx	lr
 800a2c8:	b299      	uxth	r1, r3
 800a2ca:	b909      	cbnz	r1, 800a2d0 <__lo0bits+0x2a>
 800a2cc:	0c1b      	lsrs	r3, r3, #16
 800a2ce:	2010      	movs	r0, #16
 800a2d0:	b2d9      	uxtb	r1, r3
 800a2d2:	b909      	cbnz	r1, 800a2d8 <__lo0bits+0x32>
 800a2d4:	3008      	adds	r0, #8
 800a2d6:	0a1b      	lsrs	r3, r3, #8
 800a2d8:	0719      	lsls	r1, r3, #28
 800a2da:	bf04      	itt	eq
 800a2dc:	091b      	lsreq	r3, r3, #4
 800a2de:	3004      	addeq	r0, #4
 800a2e0:	0799      	lsls	r1, r3, #30
 800a2e2:	bf04      	itt	eq
 800a2e4:	089b      	lsreq	r3, r3, #2
 800a2e6:	3002      	addeq	r0, #2
 800a2e8:	07d9      	lsls	r1, r3, #31
 800a2ea:	d403      	bmi.n	800a2f4 <__lo0bits+0x4e>
 800a2ec:	085b      	lsrs	r3, r3, #1
 800a2ee:	f100 0001 	add.w	r0, r0, #1
 800a2f2:	d003      	beq.n	800a2fc <__lo0bits+0x56>
 800a2f4:	6013      	str	r3, [r2, #0]
 800a2f6:	4770      	bx	lr
 800a2f8:	2000      	movs	r0, #0
 800a2fa:	4770      	bx	lr
 800a2fc:	2020      	movs	r0, #32
 800a2fe:	4770      	bx	lr

0800a300 <__i2b>:
 800a300:	b510      	push	{r4, lr}
 800a302:	460c      	mov	r4, r1
 800a304:	2101      	movs	r1, #1
 800a306:	f7ff ff05 	bl	800a114 <_Balloc>
 800a30a:	4602      	mov	r2, r0
 800a30c:	b928      	cbnz	r0, 800a31a <__i2b+0x1a>
 800a30e:	4b05      	ldr	r3, [pc, #20]	@ (800a324 <__i2b+0x24>)
 800a310:	f240 1145 	movw	r1, #325	@ 0x145
 800a314:	4804      	ldr	r0, [pc, #16]	@ (800a328 <__i2b+0x28>)
 800a316:	f000 fd1f 	bl	800ad58 <__assert_func>
 800a31a:	2301      	movs	r3, #1
 800a31c:	6144      	str	r4, [r0, #20]
 800a31e:	6103      	str	r3, [r0, #16]
 800a320:	bd10      	pop	{r4, pc}
 800a322:	bf00      	nop
 800a324:	0800c18c 	.word	0x0800c18c
 800a328:	0800c19d 	.word	0x0800c19d

0800a32c <__multiply>:
 800a32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a330:	4617      	mov	r7, r2
 800a332:	690a      	ldr	r2, [r1, #16]
 800a334:	4689      	mov	r9, r1
 800a336:	b085      	sub	sp, #20
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	429a      	cmp	r2, r3
 800a33c:	bfa2      	ittt	ge
 800a33e:	463b      	movge	r3, r7
 800a340:	460f      	movge	r7, r1
 800a342:	4699      	movge	r9, r3
 800a344:	693d      	ldr	r5, [r7, #16]
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a34c:	6879      	ldr	r1, [r7, #4]
 800a34e:	eb05 060a 	add.w	r6, r5, sl
 800a352:	42b3      	cmp	r3, r6
 800a354:	bfb8      	it	lt
 800a356:	3101      	addlt	r1, #1
 800a358:	f7ff fedc 	bl	800a114 <_Balloc>
 800a35c:	b930      	cbnz	r0, 800a36c <__multiply+0x40>
 800a35e:	4602      	mov	r2, r0
 800a360:	4b42      	ldr	r3, [pc, #264]	@ (800a46c <__multiply+0x140>)
 800a362:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a366:	4842      	ldr	r0, [pc, #264]	@ (800a470 <__multiply+0x144>)
 800a368:	f000 fcf6 	bl	800ad58 <__assert_func>
 800a36c:	f100 0414 	add.w	r4, r0, #20
 800a370:	2200      	movs	r2, #0
 800a372:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a376:	4623      	mov	r3, r4
 800a378:	4573      	cmp	r3, lr
 800a37a:	d320      	bcc.n	800a3be <__multiply+0x92>
 800a37c:	f107 0814 	add.w	r8, r7, #20
 800a380:	f109 0114 	add.w	r1, r9, #20
 800a384:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a388:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a38c:	9302      	str	r3, [sp, #8]
 800a38e:	1beb      	subs	r3, r5, r7
 800a390:	3715      	adds	r7, #21
 800a392:	3b15      	subs	r3, #21
 800a394:	f023 0303 	bic.w	r3, r3, #3
 800a398:	3304      	adds	r3, #4
 800a39a:	42bd      	cmp	r5, r7
 800a39c:	bf38      	it	cc
 800a39e:	2304      	movcc	r3, #4
 800a3a0:	9301      	str	r3, [sp, #4]
 800a3a2:	9b02      	ldr	r3, [sp, #8]
 800a3a4:	9103      	str	r1, [sp, #12]
 800a3a6:	428b      	cmp	r3, r1
 800a3a8:	d80c      	bhi.n	800a3c4 <__multiply+0x98>
 800a3aa:	2e00      	cmp	r6, #0
 800a3ac:	dd03      	ble.n	800a3b6 <__multiply+0x8a>
 800a3ae:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d057      	beq.n	800a466 <__multiply+0x13a>
 800a3b6:	6106      	str	r6, [r0, #16]
 800a3b8:	b005      	add	sp, #20
 800a3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3be:	f843 2b04 	str.w	r2, [r3], #4
 800a3c2:	e7d9      	b.n	800a378 <__multiply+0x4c>
 800a3c4:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3c8:	f1ba 0f00 	cmp.w	sl, #0
 800a3cc:	d021      	beq.n	800a412 <__multiply+0xe6>
 800a3ce:	46c4      	mov	ip, r8
 800a3d0:	46a1      	mov	r9, r4
 800a3d2:	2700      	movs	r7, #0
 800a3d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a3d8:	f8d9 3000 	ldr.w	r3, [r9]
 800a3dc:	fa1f fb82 	uxth.w	fp, r2
 800a3e0:	4565      	cmp	r5, ip
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a3e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a3ec:	443b      	add	r3, r7
 800a3ee:	f8d9 7000 	ldr.w	r7, [r9]
 800a3f2:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a3f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a3fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a404:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a408:	f849 3b04 	str.w	r3, [r9], #4
 800a40c:	d8e2      	bhi.n	800a3d4 <__multiply+0xa8>
 800a40e:	9b01      	ldr	r3, [sp, #4]
 800a410:	50e7      	str	r7, [r4, r3]
 800a412:	9b03      	ldr	r3, [sp, #12]
 800a414:	3104      	adds	r1, #4
 800a416:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a41a:	f1b9 0f00 	cmp.w	r9, #0
 800a41e:	d020      	beq.n	800a462 <__multiply+0x136>
 800a420:	6823      	ldr	r3, [r4, #0]
 800a422:	4647      	mov	r7, r8
 800a424:	46a4      	mov	ip, r4
 800a426:	f04f 0a00 	mov.w	sl, #0
 800a42a:	f8b7 b000 	ldrh.w	fp, [r7]
 800a42e:	b29b      	uxth	r3, r3
 800a430:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a434:	fb09 220b 	mla	r2, r9, fp, r2
 800a438:	4452      	add	r2, sl
 800a43a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a43e:	f84c 3b04 	str.w	r3, [ip], #4
 800a442:	f857 3b04 	ldr.w	r3, [r7], #4
 800a446:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a44a:	f8bc 3000 	ldrh.w	r3, [ip]
 800a44e:	42bd      	cmp	r5, r7
 800a450:	fb09 330a 	mla	r3, r9, sl, r3
 800a454:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a458:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a45c:	d8e5      	bhi.n	800a42a <__multiply+0xfe>
 800a45e:	9a01      	ldr	r2, [sp, #4]
 800a460:	50a3      	str	r3, [r4, r2]
 800a462:	3404      	adds	r4, #4
 800a464:	e79d      	b.n	800a3a2 <__multiply+0x76>
 800a466:	3e01      	subs	r6, #1
 800a468:	e79f      	b.n	800a3aa <__multiply+0x7e>
 800a46a:	bf00      	nop
 800a46c:	0800c18c 	.word	0x0800c18c
 800a470:	0800c19d 	.word	0x0800c19d

0800a474 <__pow5mult>:
 800a474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a478:	4615      	mov	r5, r2
 800a47a:	f012 0203 	ands.w	r2, r2, #3
 800a47e:	4607      	mov	r7, r0
 800a480:	460e      	mov	r6, r1
 800a482:	d007      	beq.n	800a494 <__pow5mult+0x20>
 800a484:	3a01      	subs	r2, #1
 800a486:	4c25      	ldr	r4, [pc, #148]	@ (800a51c <__pow5mult+0xa8>)
 800a488:	2300      	movs	r3, #0
 800a48a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a48e:	f7ff fea3 	bl	800a1d8 <__multadd>
 800a492:	4606      	mov	r6, r0
 800a494:	10ad      	asrs	r5, r5, #2
 800a496:	d03d      	beq.n	800a514 <__pow5mult+0xa0>
 800a498:	69fc      	ldr	r4, [r7, #28]
 800a49a:	b97c      	cbnz	r4, 800a4bc <__pow5mult+0x48>
 800a49c:	2010      	movs	r0, #16
 800a49e:	f7ff fd83 	bl	8009fa8 <malloc>
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	61f8      	str	r0, [r7, #28]
 800a4a6:	b928      	cbnz	r0, 800a4b4 <__pow5mult+0x40>
 800a4a8:	4b1d      	ldr	r3, [pc, #116]	@ (800a520 <__pow5mult+0xac>)
 800a4aa:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a4ae:	481d      	ldr	r0, [pc, #116]	@ (800a524 <__pow5mult+0xb0>)
 800a4b0:	f000 fc52 	bl	800ad58 <__assert_func>
 800a4b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4b8:	6004      	str	r4, [r0, #0]
 800a4ba:	60c4      	str	r4, [r0, #12]
 800a4bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a4c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4c4:	b94c      	cbnz	r4, 800a4da <__pow5mult+0x66>
 800a4c6:	f240 2171 	movw	r1, #625	@ 0x271
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	f7ff ff18 	bl	800a300 <__i2b>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4d8:	6003      	str	r3, [r0, #0]
 800a4da:	f04f 0900 	mov.w	r9, #0
 800a4de:	07eb      	lsls	r3, r5, #31
 800a4e0:	d50a      	bpl.n	800a4f8 <__pow5mult+0x84>
 800a4e2:	4631      	mov	r1, r6
 800a4e4:	4622      	mov	r2, r4
 800a4e6:	4638      	mov	r0, r7
 800a4e8:	f7ff ff20 	bl	800a32c <__multiply>
 800a4ec:	4680      	mov	r8, r0
 800a4ee:	4631      	mov	r1, r6
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	4646      	mov	r6, r8
 800a4f4:	f7ff fe4e 	bl	800a194 <_Bfree>
 800a4f8:	106d      	asrs	r5, r5, #1
 800a4fa:	d00b      	beq.n	800a514 <__pow5mult+0xa0>
 800a4fc:	6820      	ldr	r0, [r4, #0]
 800a4fe:	b938      	cbnz	r0, 800a510 <__pow5mult+0x9c>
 800a500:	4622      	mov	r2, r4
 800a502:	4621      	mov	r1, r4
 800a504:	4638      	mov	r0, r7
 800a506:	f7ff ff11 	bl	800a32c <__multiply>
 800a50a:	6020      	str	r0, [r4, #0]
 800a50c:	f8c0 9000 	str.w	r9, [r0]
 800a510:	4604      	mov	r4, r0
 800a512:	e7e4      	b.n	800a4de <__pow5mult+0x6a>
 800a514:	4630      	mov	r0, r6
 800a516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a51a:	bf00      	nop
 800a51c:	0800c250 	.word	0x0800c250
 800a520:	0800c11d 	.word	0x0800c11d
 800a524:	0800c19d 	.word	0x0800c19d

0800a528 <__lshift>:
 800a528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	460c      	mov	r4, r1
 800a52e:	4607      	mov	r7, r0
 800a530:	4691      	mov	r9, r2
 800a532:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a536:	6923      	ldr	r3, [r4, #16]
 800a538:	6849      	ldr	r1, [r1, #4]
 800a53a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a53e:	68a3      	ldr	r3, [r4, #8]
 800a540:	f108 0601 	add.w	r6, r8, #1
 800a544:	42b3      	cmp	r3, r6
 800a546:	db0b      	blt.n	800a560 <__lshift+0x38>
 800a548:	4638      	mov	r0, r7
 800a54a:	f7ff fde3 	bl	800a114 <_Balloc>
 800a54e:	4605      	mov	r5, r0
 800a550:	b948      	cbnz	r0, 800a566 <__lshift+0x3e>
 800a552:	4602      	mov	r2, r0
 800a554:	4b28      	ldr	r3, [pc, #160]	@ (800a5f8 <__lshift+0xd0>)
 800a556:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a55a:	4828      	ldr	r0, [pc, #160]	@ (800a5fc <__lshift+0xd4>)
 800a55c:	f000 fbfc 	bl	800ad58 <__assert_func>
 800a560:	3101      	adds	r1, #1
 800a562:	005b      	lsls	r3, r3, #1
 800a564:	e7ee      	b.n	800a544 <__lshift+0x1c>
 800a566:	2300      	movs	r3, #0
 800a568:	f100 0114 	add.w	r1, r0, #20
 800a56c:	f100 0210 	add.w	r2, r0, #16
 800a570:	4618      	mov	r0, r3
 800a572:	4553      	cmp	r3, sl
 800a574:	db33      	blt.n	800a5de <__lshift+0xb6>
 800a576:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a57a:	f104 0314 	add.w	r3, r4, #20
 800a57e:	6920      	ldr	r0, [r4, #16]
 800a580:	f019 091f 	ands.w	r9, r9, #31
 800a584:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a588:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a58c:	d02b      	beq.n	800a5e6 <__lshift+0xbe>
 800a58e:	f1c9 0e20 	rsb	lr, r9, #32
 800a592:	468a      	mov	sl, r1
 800a594:	2200      	movs	r2, #0
 800a596:	6818      	ldr	r0, [r3, #0]
 800a598:	fa00 f009 	lsl.w	r0, r0, r9
 800a59c:	4310      	orrs	r0, r2
 800a59e:	f84a 0b04 	str.w	r0, [sl], #4
 800a5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5a6:	459c      	cmp	ip, r3
 800a5a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5ac:	d8f3      	bhi.n	800a596 <__lshift+0x6e>
 800a5ae:	ebac 0304 	sub.w	r3, ip, r4
 800a5b2:	f104 0015 	add.w	r0, r4, #21
 800a5b6:	3b15      	subs	r3, #21
 800a5b8:	f023 0303 	bic.w	r3, r3, #3
 800a5bc:	3304      	adds	r3, #4
 800a5be:	4560      	cmp	r0, ip
 800a5c0:	bf88      	it	hi
 800a5c2:	2304      	movhi	r3, #4
 800a5c4:	50ca      	str	r2, [r1, r3]
 800a5c6:	b10a      	cbz	r2, 800a5cc <__lshift+0xa4>
 800a5c8:	f108 0602 	add.w	r6, r8, #2
 800a5cc:	3e01      	subs	r6, #1
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	612e      	str	r6, [r5, #16]
 800a5d4:	f7ff fdde 	bl	800a194 <_Bfree>
 800a5d8:	4628      	mov	r0, r5
 800a5da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5de:	3301      	adds	r3, #1
 800a5e0:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5e4:	e7c5      	b.n	800a572 <__lshift+0x4a>
 800a5e6:	3904      	subs	r1, #4
 800a5e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ec:	459c      	cmp	ip, r3
 800a5ee:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5f2:	d8f9      	bhi.n	800a5e8 <__lshift+0xc0>
 800a5f4:	e7ea      	b.n	800a5cc <__lshift+0xa4>
 800a5f6:	bf00      	nop
 800a5f8:	0800c18c 	.word	0x0800c18c
 800a5fc:	0800c19d 	.word	0x0800c19d

0800a600 <__mcmp>:
 800a600:	4603      	mov	r3, r0
 800a602:	690a      	ldr	r2, [r1, #16]
 800a604:	6900      	ldr	r0, [r0, #16]
 800a606:	1a80      	subs	r0, r0, r2
 800a608:	b530      	push	{r4, r5, lr}
 800a60a:	d10e      	bne.n	800a62a <__mcmp+0x2a>
 800a60c:	3314      	adds	r3, #20
 800a60e:	3114      	adds	r1, #20
 800a610:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a614:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a618:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a61c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a620:	4295      	cmp	r5, r2
 800a622:	d003      	beq.n	800a62c <__mcmp+0x2c>
 800a624:	d205      	bcs.n	800a632 <__mcmp+0x32>
 800a626:	f04f 30ff 	mov.w	r0, #4294967295
 800a62a:	bd30      	pop	{r4, r5, pc}
 800a62c:	42a3      	cmp	r3, r4
 800a62e:	d3f3      	bcc.n	800a618 <__mcmp+0x18>
 800a630:	e7fb      	b.n	800a62a <__mcmp+0x2a>
 800a632:	2001      	movs	r0, #1
 800a634:	e7f9      	b.n	800a62a <__mcmp+0x2a>
	...

0800a638 <__mdiff>:
 800a638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a63c:	4689      	mov	r9, r1
 800a63e:	4606      	mov	r6, r0
 800a640:	4611      	mov	r1, r2
 800a642:	4614      	mov	r4, r2
 800a644:	4648      	mov	r0, r9
 800a646:	f7ff ffdb 	bl	800a600 <__mcmp>
 800a64a:	1e05      	subs	r5, r0, #0
 800a64c:	d112      	bne.n	800a674 <__mdiff+0x3c>
 800a64e:	4629      	mov	r1, r5
 800a650:	4630      	mov	r0, r6
 800a652:	f7ff fd5f 	bl	800a114 <_Balloc>
 800a656:	4602      	mov	r2, r0
 800a658:	b928      	cbnz	r0, 800a666 <__mdiff+0x2e>
 800a65a:	4b41      	ldr	r3, [pc, #260]	@ (800a760 <__mdiff+0x128>)
 800a65c:	f240 2137 	movw	r1, #567	@ 0x237
 800a660:	4840      	ldr	r0, [pc, #256]	@ (800a764 <__mdiff+0x12c>)
 800a662:	f000 fb79 	bl	800ad58 <__assert_func>
 800a666:	2301      	movs	r3, #1
 800a668:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a66c:	4610      	mov	r0, r2
 800a66e:	b003      	add	sp, #12
 800a670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a674:	bfbc      	itt	lt
 800a676:	464b      	movlt	r3, r9
 800a678:	46a1      	movlt	r9, r4
 800a67a:	4630      	mov	r0, r6
 800a67c:	bfb8      	it	lt
 800a67e:	2501      	movlt	r5, #1
 800a680:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a684:	bfb4      	ite	lt
 800a686:	461c      	movlt	r4, r3
 800a688:	2500      	movge	r5, #0
 800a68a:	f7ff fd43 	bl	800a114 <_Balloc>
 800a68e:	4602      	mov	r2, r0
 800a690:	b918      	cbnz	r0, 800a69a <__mdiff+0x62>
 800a692:	4b33      	ldr	r3, [pc, #204]	@ (800a760 <__mdiff+0x128>)
 800a694:	f240 2145 	movw	r1, #581	@ 0x245
 800a698:	e7e2      	b.n	800a660 <__mdiff+0x28>
 800a69a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a69e:	f104 0e14 	add.w	lr, r4, #20
 800a6a2:	6926      	ldr	r6, [r4, #16]
 800a6a4:	f100 0b14 	add.w	fp, r0, #20
 800a6a8:	60c5      	str	r5, [r0, #12]
 800a6aa:	f109 0514 	add.w	r5, r9, #20
 800a6ae:	f109 0310 	add.w	r3, r9, #16
 800a6b2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a6b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a6ba:	46d9      	mov	r9, fp
 800a6bc:	f04f 0c00 	mov.w	ip, #0
 800a6c0:	9301      	str	r3, [sp, #4]
 800a6c2:	9b01      	ldr	r3, [sp, #4]
 800a6c4:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a6c8:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a6cc:	4576      	cmp	r6, lr
 800a6ce:	9301      	str	r3, [sp, #4]
 800a6d0:	fa1f f38a 	uxth.w	r3, sl
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	b283      	uxth	r3, r0
 800a6d8:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800a6dc:	eba1 0303 	sub.w	r3, r1, r3
 800a6e0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6e4:	4463      	add	r3, ip
 800a6e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a6f4:	f849 3b04 	str.w	r3, [r9], #4
 800a6f8:	d8e3      	bhi.n	800a6c2 <__mdiff+0x8a>
 800a6fa:	1b33      	subs	r3, r6, r4
 800a6fc:	3415      	adds	r4, #21
 800a6fe:	3b15      	subs	r3, #21
 800a700:	f023 0303 	bic.w	r3, r3, #3
 800a704:	3304      	adds	r3, #4
 800a706:	42a6      	cmp	r6, r4
 800a708:	bf38      	it	cc
 800a70a:	2304      	movcc	r3, #4
 800a70c:	441d      	add	r5, r3
 800a70e:	445b      	add	r3, fp
 800a710:	462c      	mov	r4, r5
 800a712:	461e      	mov	r6, r3
 800a714:	4544      	cmp	r4, r8
 800a716:	d30e      	bcc.n	800a736 <__mdiff+0xfe>
 800a718:	f108 0103 	add.w	r1, r8, #3
 800a71c:	1b49      	subs	r1, r1, r5
 800a71e:	3d03      	subs	r5, #3
 800a720:	f021 0103 	bic.w	r1, r1, #3
 800a724:	45a8      	cmp	r8, r5
 800a726:	bf38      	it	cc
 800a728:	2100      	movcc	r1, #0
 800a72a:	440b      	add	r3, r1
 800a72c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a730:	b199      	cbz	r1, 800a75a <__mdiff+0x122>
 800a732:	6117      	str	r7, [r2, #16]
 800a734:	e79a      	b.n	800a66c <__mdiff+0x34>
 800a736:	f854 1b04 	ldr.w	r1, [r4], #4
 800a73a:	46e6      	mov	lr, ip
 800a73c:	fa1f fc81 	uxth.w	ip, r1
 800a740:	0c08      	lsrs	r0, r1, #16
 800a742:	4471      	add	r1, lr
 800a744:	44f4      	add	ip, lr
 800a746:	b289      	uxth	r1, r1
 800a748:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a74c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a750:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a754:	f846 1b04 	str.w	r1, [r6], #4
 800a758:	e7dc      	b.n	800a714 <__mdiff+0xdc>
 800a75a:	3f01      	subs	r7, #1
 800a75c:	e7e6      	b.n	800a72c <__mdiff+0xf4>
 800a75e:	bf00      	nop
 800a760:	0800c18c 	.word	0x0800c18c
 800a764:	0800c19d 	.word	0x0800c19d

0800a768 <__d2b>:
 800a768:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a76c:	460f      	mov	r7, r1
 800a76e:	2101      	movs	r1, #1
 800a770:	4616      	mov	r6, r2
 800a772:	ec59 8b10 	vmov	r8, r9, d0
 800a776:	f7ff fccd 	bl	800a114 <_Balloc>
 800a77a:	4604      	mov	r4, r0
 800a77c:	b930      	cbnz	r0, 800a78c <__d2b+0x24>
 800a77e:	4602      	mov	r2, r0
 800a780:	4b23      	ldr	r3, [pc, #140]	@ (800a810 <__d2b+0xa8>)
 800a782:	f240 310f 	movw	r1, #783	@ 0x30f
 800a786:	4823      	ldr	r0, [pc, #140]	@ (800a814 <__d2b+0xac>)
 800a788:	f000 fae6 	bl	800ad58 <__assert_func>
 800a78c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a790:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a794:	b10d      	cbz	r5, 800a79a <__d2b+0x32>
 800a796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a79a:	9301      	str	r3, [sp, #4]
 800a79c:	f1b8 0300 	subs.w	r3, r8, #0
 800a7a0:	d023      	beq.n	800a7ea <__d2b+0x82>
 800a7a2:	4668      	mov	r0, sp
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	f7ff fd7e 	bl	800a2a6 <__lo0bits>
 800a7aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a7ae:	b1d0      	cbz	r0, 800a7e6 <__d2b+0x7e>
 800a7b0:	f1c0 0320 	rsb	r3, r0, #32
 800a7b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a7b8:	40c2      	lsrs	r2, r0
 800a7ba:	430b      	orrs	r3, r1
 800a7bc:	9201      	str	r2, [sp, #4]
 800a7be:	6163      	str	r3, [r4, #20]
 800a7c0:	9b01      	ldr	r3, [sp, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	61a3      	str	r3, [r4, #24]
 800a7c6:	bf0c      	ite	eq
 800a7c8:	2201      	moveq	r2, #1
 800a7ca:	2202      	movne	r2, #2
 800a7cc:	6122      	str	r2, [r4, #16]
 800a7ce:	b1a5      	cbz	r5, 800a7fa <__d2b+0x92>
 800a7d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a7d4:	4405      	add	r5, r0
 800a7d6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a7da:	603d      	str	r5, [r7, #0]
 800a7dc:	6030      	str	r0, [r6, #0]
 800a7de:	4620      	mov	r0, r4
 800a7e0:	b003      	add	sp, #12
 800a7e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7e6:	6161      	str	r1, [r4, #20]
 800a7e8:	e7ea      	b.n	800a7c0 <__d2b+0x58>
 800a7ea:	a801      	add	r0, sp, #4
 800a7ec:	f7ff fd5b 	bl	800a2a6 <__lo0bits>
 800a7f0:	9b01      	ldr	r3, [sp, #4]
 800a7f2:	3020      	adds	r0, #32
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	6163      	str	r3, [r4, #20]
 800a7f8:	e7e8      	b.n	800a7cc <__d2b+0x64>
 800a7fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a7fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a802:	6038      	str	r0, [r7, #0]
 800a804:	6918      	ldr	r0, [r3, #16]
 800a806:	f7ff fd2f 	bl	800a268 <__hi0bits>
 800a80a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a80e:	e7e5      	b.n	800a7dc <__d2b+0x74>
 800a810:	0800c18c 	.word	0x0800c18c
 800a814:	0800c19d 	.word	0x0800c19d

0800a818 <__sfputc_r>:
 800a818:	6893      	ldr	r3, [r2, #8]
 800a81a:	3b01      	subs	r3, #1
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	b410      	push	{r4}
 800a820:	6093      	str	r3, [r2, #8]
 800a822:	da08      	bge.n	800a836 <__sfputc_r+0x1e>
 800a824:	6994      	ldr	r4, [r2, #24]
 800a826:	42a3      	cmp	r3, r4
 800a828:	db01      	blt.n	800a82e <__sfputc_r+0x16>
 800a82a:	290a      	cmp	r1, #10
 800a82c:	d103      	bne.n	800a836 <__sfputc_r+0x1e>
 800a82e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a832:	f000 b9df 	b.w	800abf4 <__swbuf_r>
 800a836:	6813      	ldr	r3, [r2, #0]
 800a838:	1c58      	adds	r0, r3, #1
 800a83a:	6010      	str	r0, [r2, #0]
 800a83c:	4608      	mov	r0, r1
 800a83e:	7019      	strb	r1, [r3, #0]
 800a840:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a844:	4770      	bx	lr

0800a846 <__sfputs_r>:
 800a846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a848:	4606      	mov	r6, r0
 800a84a:	460f      	mov	r7, r1
 800a84c:	4614      	mov	r4, r2
 800a84e:	18d5      	adds	r5, r2, r3
 800a850:	42ac      	cmp	r4, r5
 800a852:	d101      	bne.n	800a858 <__sfputs_r+0x12>
 800a854:	2000      	movs	r0, #0
 800a856:	e007      	b.n	800a868 <__sfputs_r+0x22>
 800a858:	463a      	mov	r2, r7
 800a85a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a85e:	4630      	mov	r0, r6
 800a860:	f7ff ffda 	bl	800a818 <__sfputc_r>
 800a864:	1c43      	adds	r3, r0, #1
 800a866:	d1f3      	bne.n	800a850 <__sfputs_r+0xa>
 800a868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a86c <_vfiprintf_r>:
 800a86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a870:	460d      	mov	r5, r1
 800a872:	b09d      	sub	sp, #116	@ 0x74
 800a874:	4614      	mov	r4, r2
 800a876:	4698      	mov	r8, r3
 800a878:	4606      	mov	r6, r0
 800a87a:	b118      	cbz	r0, 800a884 <_vfiprintf_r+0x18>
 800a87c:	6a03      	ldr	r3, [r0, #32]
 800a87e:	b90b      	cbnz	r3, 800a884 <_vfiprintf_r+0x18>
 800a880:	f7fe fbd0 	bl	8009024 <__sinit>
 800a884:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a886:	07d9      	lsls	r1, r3, #31
 800a888:	d405      	bmi.n	800a896 <_vfiprintf_r+0x2a>
 800a88a:	89ab      	ldrh	r3, [r5, #12]
 800a88c:	059a      	lsls	r2, r3, #22
 800a88e:	d402      	bmi.n	800a896 <_vfiprintf_r+0x2a>
 800a890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a892:	f7fe fcd0 	bl	8009236 <__retarget_lock_acquire_recursive>
 800a896:	89ab      	ldrh	r3, [r5, #12]
 800a898:	071b      	lsls	r3, r3, #28
 800a89a:	d501      	bpl.n	800a8a0 <_vfiprintf_r+0x34>
 800a89c:	692b      	ldr	r3, [r5, #16]
 800a89e:	b99b      	cbnz	r3, 800a8c8 <_vfiprintf_r+0x5c>
 800a8a0:	4629      	mov	r1, r5
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f000 f9e4 	bl	800ac70 <__swsetup_r>
 800a8a8:	b170      	cbz	r0, 800a8c8 <_vfiprintf_r+0x5c>
 800a8aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8ac:	07dc      	lsls	r4, r3, #31
 800a8ae:	d504      	bpl.n	800a8ba <_vfiprintf_r+0x4e>
 800a8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b4:	b01d      	add	sp, #116	@ 0x74
 800a8b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ba:	89ab      	ldrh	r3, [r5, #12]
 800a8bc:	0598      	lsls	r0, r3, #22
 800a8be:	d4f7      	bmi.n	800a8b0 <_vfiprintf_r+0x44>
 800a8c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8c2:	f7fe fcb9 	bl	8009238 <__retarget_lock_release_recursive>
 800a8c6:	e7f3      	b.n	800a8b0 <_vfiprintf_r+0x44>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8ce:	f04f 0901 	mov.w	r9, #1
 800a8d2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800aa88 <_vfiprintf_r+0x21c>
 800a8d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8d8:	2320      	movs	r3, #32
 800a8da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8de:	2330      	movs	r3, #48	@ 0x30
 800a8e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8e4:	4623      	mov	r3, r4
 800a8e6:	469a      	mov	sl, r3
 800a8e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8ec:	b10a      	cbz	r2, 800a8f2 <_vfiprintf_r+0x86>
 800a8ee:	2a25      	cmp	r2, #37	@ 0x25
 800a8f0:	d1f9      	bne.n	800a8e6 <_vfiprintf_r+0x7a>
 800a8f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a8f6:	d00b      	beq.n	800a910 <_vfiprintf_r+0xa4>
 800a8f8:	465b      	mov	r3, fp
 800a8fa:	4622      	mov	r2, r4
 800a8fc:	4629      	mov	r1, r5
 800a8fe:	4630      	mov	r0, r6
 800a900:	f7ff ffa1 	bl	800a846 <__sfputs_r>
 800a904:	3001      	adds	r0, #1
 800a906:	f000 80a7 	beq.w	800aa58 <_vfiprintf_r+0x1ec>
 800a90a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a90c:	445a      	add	r2, fp
 800a90e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a910:	f89a 3000 	ldrb.w	r3, [sl]
 800a914:	2b00      	cmp	r3, #0
 800a916:	f000 809f 	beq.w	800aa58 <_vfiprintf_r+0x1ec>
 800a91a:	2300      	movs	r3, #0
 800a91c:	f04f 32ff 	mov.w	r2, #4294967295
 800a920:	f10a 0a01 	add.w	sl, sl, #1
 800a924:	9304      	str	r3, [sp, #16]
 800a926:	9307      	str	r3, [sp, #28]
 800a928:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a92c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a92e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a932:	4654      	mov	r4, sl
 800a934:	2205      	movs	r2, #5
 800a936:	4854      	ldr	r0, [pc, #336]	@ (800aa88 <_vfiprintf_r+0x21c>)
 800a938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a93c:	f7fe fc7d 	bl	800923a <memchr>
 800a940:	9a04      	ldr	r2, [sp, #16]
 800a942:	b9d8      	cbnz	r0, 800a97c <_vfiprintf_r+0x110>
 800a944:	06d1      	lsls	r1, r2, #27
 800a946:	bf44      	itt	mi
 800a948:	2320      	movmi	r3, #32
 800a94a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a94e:	0713      	lsls	r3, r2, #28
 800a950:	bf44      	itt	mi
 800a952:	232b      	movmi	r3, #43	@ 0x2b
 800a954:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a958:	f89a 3000 	ldrb.w	r3, [sl]
 800a95c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a95e:	d015      	beq.n	800a98c <_vfiprintf_r+0x120>
 800a960:	9a07      	ldr	r2, [sp, #28]
 800a962:	4654      	mov	r4, sl
 800a964:	2000      	movs	r0, #0
 800a966:	f04f 0c0a 	mov.w	ip, #10
 800a96a:	4621      	mov	r1, r4
 800a96c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a970:	3b30      	subs	r3, #48	@ 0x30
 800a972:	2b09      	cmp	r3, #9
 800a974:	d94b      	bls.n	800aa0e <_vfiprintf_r+0x1a2>
 800a976:	b1b0      	cbz	r0, 800a9a6 <_vfiprintf_r+0x13a>
 800a978:	9207      	str	r2, [sp, #28]
 800a97a:	e014      	b.n	800a9a6 <_vfiprintf_r+0x13a>
 800a97c:	eba0 0308 	sub.w	r3, r0, r8
 800a980:	46a2      	mov	sl, r4
 800a982:	fa09 f303 	lsl.w	r3, r9, r3
 800a986:	4313      	orrs	r3, r2
 800a988:	9304      	str	r3, [sp, #16]
 800a98a:	e7d2      	b.n	800a932 <_vfiprintf_r+0xc6>
 800a98c:	9b03      	ldr	r3, [sp, #12]
 800a98e:	1d19      	adds	r1, r3, #4
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	9103      	str	r1, [sp, #12]
 800a996:	bfbb      	ittet	lt
 800a998:	425b      	neglt	r3, r3
 800a99a:	f042 0202 	orrlt.w	r2, r2, #2
 800a99e:	9307      	strge	r3, [sp, #28]
 800a9a0:	9307      	strlt	r3, [sp, #28]
 800a9a2:	bfb8      	it	lt
 800a9a4:	9204      	strlt	r2, [sp, #16]
 800a9a6:	7823      	ldrb	r3, [r4, #0]
 800a9a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9aa:	d10a      	bne.n	800a9c2 <_vfiprintf_r+0x156>
 800a9ac:	7863      	ldrb	r3, [r4, #1]
 800a9ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9b0:	d132      	bne.n	800aa18 <_vfiprintf_r+0x1ac>
 800a9b2:	9b03      	ldr	r3, [sp, #12]
 800a9b4:	3402      	adds	r4, #2
 800a9b6:	1d1a      	adds	r2, r3, #4
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9be:	9203      	str	r2, [sp, #12]
 800a9c0:	9305      	str	r3, [sp, #20]
 800a9c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa98 <_vfiprintf_r+0x22c>
 800a9c6:	2203      	movs	r2, #3
 800a9c8:	7821      	ldrb	r1, [r4, #0]
 800a9ca:	4650      	mov	r0, sl
 800a9cc:	f7fe fc35 	bl	800923a <memchr>
 800a9d0:	b138      	cbz	r0, 800a9e2 <_vfiprintf_r+0x176>
 800a9d2:	eba0 000a 	sub.w	r0, r0, sl
 800a9d6:	2240      	movs	r2, #64	@ 0x40
 800a9d8:	9b04      	ldr	r3, [sp, #16]
 800a9da:	3401      	adds	r4, #1
 800a9dc:	4082      	lsls	r2, r0
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	9304      	str	r3, [sp, #16]
 800a9e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9e6:	2206      	movs	r2, #6
 800a9e8:	4828      	ldr	r0, [pc, #160]	@ (800aa8c <_vfiprintf_r+0x220>)
 800a9ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9ee:	f7fe fc24 	bl	800923a <memchr>
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	d03f      	beq.n	800aa76 <_vfiprintf_r+0x20a>
 800a9f6:	4b26      	ldr	r3, [pc, #152]	@ (800aa90 <_vfiprintf_r+0x224>)
 800a9f8:	bb1b      	cbnz	r3, 800aa42 <_vfiprintf_r+0x1d6>
 800a9fa:	9b03      	ldr	r3, [sp, #12]
 800a9fc:	3307      	adds	r3, #7
 800a9fe:	f023 0307 	bic.w	r3, r3, #7
 800aa02:	3308      	adds	r3, #8
 800aa04:	9303      	str	r3, [sp, #12]
 800aa06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa08:	443b      	add	r3, r7
 800aa0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa0c:	e76a      	b.n	800a8e4 <_vfiprintf_r+0x78>
 800aa0e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa12:	460c      	mov	r4, r1
 800aa14:	2001      	movs	r0, #1
 800aa16:	e7a8      	b.n	800a96a <_vfiprintf_r+0xfe>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	3401      	adds	r4, #1
 800aa1c:	f04f 0c0a 	mov.w	ip, #10
 800aa20:	4619      	mov	r1, r3
 800aa22:	9305      	str	r3, [sp, #20]
 800aa24:	4620      	mov	r0, r4
 800aa26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa2a:	3a30      	subs	r2, #48	@ 0x30
 800aa2c:	2a09      	cmp	r2, #9
 800aa2e:	d903      	bls.n	800aa38 <_vfiprintf_r+0x1cc>
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d0c6      	beq.n	800a9c2 <_vfiprintf_r+0x156>
 800aa34:	9105      	str	r1, [sp, #20]
 800aa36:	e7c4      	b.n	800a9c2 <_vfiprintf_r+0x156>
 800aa38:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e7f0      	b.n	800aa24 <_vfiprintf_r+0x1b8>
 800aa42:	ab03      	add	r3, sp, #12
 800aa44:	462a      	mov	r2, r5
 800aa46:	a904      	add	r1, sp, #16
 800aa48:	4630      	mov	r0, r6
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	4b11      	ldr	r3, [pc, #68]	@ (800aa94 <_vfiprintf_r+0x228>)
 800aa4e:	f7fd fea3 	bl	8008798 <_printf_float>
 800aa52:	4607      	mov	r7, r0
 800aa54:	1c78      	adds	r0, r7, #1
 800aa56:	d1d6      	bne.n	800aa06 <_vfiprintf_r+0x19a>
 800aa58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa5a:	07d9      	lsls	r1, r3, #31
 800aa5c:	d405      	bmi.n	800aa6a <_vfiprintf_r+0x1fe>
 800aa5e:	89ab      	ldrh	r3, [r5, #12]
 800aa60:	059a      	lsls	r2, r3, #22
 800aa62:	d402      	bmi.n	800aa6a <_vfiprintf_r+0x1fe>
 800aa64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa66:	f7fe fbe7 	bl	8009238 <__retarget_lock_release_recursive>
 800aa6a:	89ab      	ldrh	r3, [r5, #12]
 800aa6c:	065b      	lsls	r3, r3, #25
 800aa6e:	f53f af1f 	bmi.w	800a8b0 <_vfiprintf_r+0x44>
 800aa72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa74:	e71e      	b.n	800a8b4 <_vfiprintf_r+0x48>
 800aa76:	ab03      	add	r3, sp, #12
 800aa78:	462a      	mov	r2, r5
 800aa7a:	a904      	add	r1, sp, #16
 800aa7c:	4630      	mov	r0, r6
 800aa7e:	9300      	str	r3, [sp, #0]
 800aa80:	4b04      	ldr	r3, [pc, #16]	@ (800aa94 <_vfiprintf_r+0x228>)
 800aa82:	f7fe f925 	bl	8008cd0 <_printf_i>
 800aa86:	e7e4      	b.n	800aa52 <_vfiprintf_r+0x1e6>
 800aa88:	0800c1f6 	.word	0x0800c1f6
 800aa8c:	0800c200 	.word	0x0800c200
 800aa90:	08008799 	.word	0x08008799
 800aa94:	0800a847 	.word	0x0800a847
 800aa98:	0800c1fc 	.word	0x0800c1fc

0800aa9c <__sflush_r>:
 800aa9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aaa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa4:	0716      	lsls	r6, r2, #28
 800aaa6:	4605      	mov	r5, r0
 800aaa8:	460c      	mov	r4, r1
 800aaaa:	d454      	bmi.n	800ab56 <__sflush_r+0xba>
 800aaac:	684b      	ldr	r3, [r1, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	dc02      	bgt.n	800aab8 <__sflush_r+0x1c>
 800aab2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	dd48      	ble.n	800ab4a <__sflush_r+0xae>
 800aab8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aaba:	2e00      	cmp	r6, #0
 800aabc:	d045      	beq.n	800ab4a <__sflush_r+0xae>
 800aabe:	2300      	movs	r3, #0
 800aac0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aac4:	682f      	ldr	r7, [r5, #0]
 800aac6:	6a21      	ldr	r1, [r4, #32]
 800aac8:	602b      	str	r3, [r5, #0]
 800aaca:	d030      	beq.n	800ab2e <__sflush_r+0x92>
 800aacc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aace:	89a3      	ldrh	r3, [r4, #12]
 800aad0:	0759      	lsls	r1, r3, #29
 800aad2:	d505      	bpl.n	800aae0 <__sflush_r+0x44>
 800aad4:	6863      	ldr	r3, [r4, #4]
 800aad6:	1ad2      	subs	r2, r2, r3
 800aad8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aada:	b10b      	cbz	r3, 800aae0 <__sflush_r+0x44>
 800aadc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aade:	1ad2      	subs	r2, r2, r3
 800aae0:	2300      	movs	r3, #0
 800aae2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aae4:	6a21      	ldr	r1, [r4, #32]
 800aae6:	4628      	mov	r0, r5
 800aae8:	47b0      	blx	r6
 800aaea:	1c43      	adds	r3, r0, #1
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	d106      	bne.n	800aafe <__sflush_r+0x62>
 800aaf0:	6829      	ldr	r1, [r5, #0]
 800aaf2:	291d      	cmp	r1, #29
 800aaf4:	d82b      	bhi.n	800ab4e <__sflush_r+0xb2>
 800aaf6:	4a2a      	ldr	r2, [pc, #168]	@ (800aba0 <__sflush_r+0x104>)
 800aaf8:	40ca      	lsrs	r2, r1
 800aafa:	07d6      	lsls	r6, r2, #31
 800aafc:	d527      	bpl.n	800ab4e <__sflush_r+0xb2>
 800aafe:	2200      	movs	r2, #0
 800ab00:	04d9      	lsls	r1, r3, #19
 800ab02:	6062      	str	r2, [r4, #4]
 800ab04:	6922      	ldr	r2, [r4, #16]
 800ab06:	6022      	str	r2, [r4, #0]
 800ab08:	d504      	bpl.n	800ab14 <__sflush_r+0x78>
 800ab0a:	1c42      	adds	r2, r0, #1
 800ab0c:	d101      	bne.n	800ab12 <__sflush_r+0x76>
 800ab0e:	682b      	ldr	r3, [r5, #0]
 800ab10:	b903      	cbnz	r3, 800ab14 <__sflush_r+0x78>
 800ab12:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab16:	602f      	str	r7, [r5, #0]
 800ab18:	b1b9      	cbz	r1, 800ab4a <__sflush_r+0xae>
 800ab1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab1e:	4299      	cmp	r1, r3
 800ab20:	d002      	beq.n	800ab28 <__sflush_r+0x8c>
 800ab22:	4628      	mov	r0, r5
 800ab24:	f7ff f9f6 	bl	8009f14 <_free_r>
 800ab28:	2300      	movs	r3, #0
 800ab2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab2c:	e00d      	b.n	800ab4a <__sflush_r+0xae>
 800ab2e:	2301      	movs	r3, #1
 800ab30:	4628      	mov	r0, r5
 800ab32:	47b0      	blx	r6
 800ab34:	4602      	mov	r2, r0
 800ab36:	1c50      	adds	r0, r2, #1
 800ab38:	d1c9      	bne.n	800aace <__sflush_r+0x32>
 800ab3a:	682b      	ldr	r3, [r5, #0]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d0c6      	beq.n	800aace <__sflush_r+0x32>
 800ab40:	2b1d      	cmp	r3, #29
 800ab42:	d001      	beq.n	800ab48 <__sflush_r+0xac>
 800ab44:	2b16      	cmp	r3, #22
 800ab46:	d11d      	bne.n	800ab84 <__sflush_r+0xe8>
 800ab48:	602f      	str	r7, [r5, #0]
 800ab4a:	2000      	movs	r0, #0
 800ab4c:	e021      	b.n	800ab92 <__sflush_r+0xf6>
 800ab4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab52:	b21b      	sxth	r3, r3
 800ab54:	e01a      	b.n	800ab8c <__sflush_r+0xf0>
 800ab56:	690f      	ldr	r7, [r1, #16]
 800ab58:	2f00      	cmp	r7, #0
 800ab5a:	d0f6      	beq.n	800ab4a <__sflush_r+0xae>
 800ab5c:	0793      	lsls	r3, r2, #30
 800ab5e:	680e      	ldr	r6, [r1, #0]
 800ab60:	600f      	str	r7, [r1, #0]
 800ab62:	bf0c      	ite	eq
 800ab64:	694b      	ldreq	r3, [r1, #20]
 800ab66:	2300      	movne	r3, #0
 800ab68:	eba6 0807 	sub.w	r8, r6, r7
 800ab6c:	608b      	str	r3, [r1, #8]
 800ab6e:	f1b8 0f00 	cmp.w	r8, #0
 800ab72:	ddea      	ble.n	800ab4a <__sflush_r+0xae>
 800ab74:	4643      	mov	r3, r8
 800ab76:	463a      	mov	r2, r7
 800ab78:	6a21      	ldr	r1, [r4, #32]
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab7e:	47b0      	blx	r6
 800ab80:	2800      	cmp	r0, #0
 800ab82:	dc08      	bgt.n	800ab96 <__sflush_r+0xfa>
 800ab84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab90:	81a3      	strh	r3, [r4, #12]
 800ab92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab96:	4407      	add	r7, r0
 800ab98:	eba8 0800 	sub.w	r8, r8, r0
 800ab9c:	e7e7      	b.n	800ab6e <__sflush_r+0xd2>
 800ab9e:	bf00      	nop
 800aba0:	20400001 	.word	0x20400001

0800aba4 <_fflush_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	690b      	ldr	r3, [r1, #16]
 800aba8:	4605      	mov	r5, r0
 800abaa:	460c      	mov	r4, r1
 800abac:	b913      	cbnz	r3, 800abb4 <_fflush_r+0x10>
 800abae:	2500      	movs	r5, #0
 800abb0:	4628      	mov	r0, r5
 800abb2:	bd38      	pop	{r3, r4, r5, pc}
 800abb4:	b118      	cbz	r0, 800abbe <_fflush_r+0x1a>
 800abb6:	6a03      	ldr	r3, [r0, #32]
 800abb8:	b90b      	cbnz	r3, 800abbe <_fflush_r+0x1a>
 800abba:	f7fe fa33 	bl	8009024 <__sinit>
 800abbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d0f3      	beq.n	800abae <_fflush_r+0xa>
 800abc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800abc8:	07d0      	lsls	r0, r2, #31
 800abca:	d404      	bmi.n	800abd6 <_fflush_r+0x32>
 800abcc:	0599      	lsls	r1, r3, #22
 800abce:	d402      	bmi.n	800abd6 <_fflush_r+0x32>
 800abd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abd2:	f7fe fb30 	bl	8009236 <__retarget_lock_acquire_recursive>
 800abd6:	4628      	mov	r0, r5
 800abd8:	4621      	mov	r1, r4
 800abda:	f7ff ff5f 	bl	800aa9c <__sflush_r>
 800abde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800abe0:	4605      	mov	r5, r0
 800abe2:	07da      	lsls	r2, r3, #31
 800abe4:	d4e4      	bmi.n	800abb0 <_fflush_r+0xc>
 800abe6:	89a3      	ldrh	r3, [r4, #12]
 800abe8:	059b      	lsls	r3, r3, #22
 800abea:	d4e1      	bmi.n	800abb0 <_fflush_r+0xc>
 800abec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abee:	f7fe fb23 	bl	8009238 <__retarget_lock_release_recursive>
 800abf2:	e7dd      	b.n	800abb0 <_fflush_r+0xc>

0800abf4 <__swbuf_r>:
 800abf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abf6:	460e      	mov	r6, r1
 800abf8:	4614      	mov	r4, r2
 800abfa:	4605      	mov	r5, r0
 800abfc:	b118      	cbz	r0, 800ac06 <__swbuf_r+0x12>
 800abfe:	6a03      	ldr	r3, [r0, #32]
 800ac00:	b90b      	cbnz	r3, 800ac06 <__swbuf_r+0x12>
 800ac02:	f7fe fa0f 	bl	8009024 <__sinit>
 800ac06:	69a3      	ldr	r3, [r4, #24]
 800ac08:	60a3      	str	r3, [r4, #8]
 800ac0a:	89a3      	ldrh	r3, [r4, #12]
 800ac0c:	071a      	lsls	r2, r3, #28
 800ac0e:	d501      	bpl.n	800ac14 <__swbuf_r+0x20>
 800ac10:	6923      	ldr	r3, [r4, #16]
 800ac12:	b943      	cbnz	r3, 800ac26 <__swbuf_r+0x32>
 800ac14:	4621      	mov	r1, r4
 800ac16:	4628      	mov	r0, r5
 800ac18:	f000 f82a 	bl	800ac70 <__swsetup_r>
 800ac1c:	b118      	cbz	r0, 800ac26 <__swbuf_r+0x32>
 800ac1e:	f04f 37ff 	mov.w	r7, #4294967295
 800ac22:	4638      	mov	r0, r7
 800ac24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac26:	6823      	ldr	r3, [r4, #0]
 800ac28:	b2f6      	uxtb	r6, r6
 800ac2a:	6922      	ldr	r2, [r4, #16]
 800ac2c:	4637      	mov	r7, r6
 800ac2e:	1a98      	subs	r0, r3, r2
 800ac30:	6963      	ldr	r3, [r4, #20]
 800ac32:	4283      	cmp	r3, r0
 800ac34:	dc05      	bgt.n	800ac42 <__swbuf_r+0x4e>
 800ac36:	4621      	mov	r1, r4
 800ac38:	4628      	mov	r0, r5
 800ac3a:	f7ff ffb3 	bl	800aba4 <_fflush_r>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d1ed      	bne.n	800ac1e <__swbuf_r+0x2a>
 800ac42:	68a3      	ldr	r3, [r4, #8]
 800ac44:	3b01      	subs	r3, #1
 800ac46:	60a3      	str	r3, [r4, #8]
 800ac48:	6823      	ldr	r3, [r4, #0]
 800ac4a:	1c5a      	adds	r2, r3, #1
 800ac4c:	6022      	str	r2, [r4, #0]
 800ac4e:	701e      	strb	r6, [r3, #0]
 800ac50:	1c43      	adds	r3, r0, #1
 800ac52:	6962      	ldr	r2, [r4, #20]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d004      	beq.n	800ac62 <__swbuf_r+0x6e>
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	07db      	lsls	r3, r3, #31
 800ac5c:	d5e1      	bpl.n	800ac22 <__swbuf_r+0x2e>
 800ac5e:	2e0a      	cmp	r6, #10
 800ac60:	d1df      	bne.n	800ac22 <__swbuf_r+0x2e>
 800ac62:	4621      	mov	r1, r4
 800ac64:	4628      	mov	r0, r5
 800ac66:	f7ff ff9d 	bl	800aba4 <_fflush_r>
 800ac6a:	2800      	cmp	r0, #0
 800ac6c:	d0d9      	beq.n	800ac22 <__swbuf_r+0x2e>
 800ac6e:	e7d6      	b.n	800ac1e <__swbuf_r+0x2a>

0800ac70 <__swsetup_r>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4b29      	ldr	r3, [pc, #164]	@ (800ad18 <__swsetup_r+0xa8>)
 800ac74:	4605      	mov	r5, r0
 800ac76:	460c      	mov	r4, r1
 800ac78:	6818      	ldr	r0, [r3, #0]
 800ac7a:	b118      	cbz	r0, 800ac84 <__swsetup_r+0x14>
 800ac7c:	6a03      	ldr	r3, [r0, #32]
 800ac7e:	b90b      	cbnz	r3, 800ac84 <__swsetup_r+0x14>
 800ac80:	f7fe f9d0 	bl	8009024 <__sinit>
 800ac84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac88:	0719      	lsls	r1, r3, #28
 800ac8a:	d422      	bmi.n	800acd2 <__swsetup_r+0x62>
 800ac8c:	06da      	lsls	r2, r3, #27
 800ac8e:	d407      	bmi.n	800aca0 <__swsetup_r+0x30>
 800ac90:	2209      	movs	r2, #9
 800ac92:	602a      	str	r2, [r5, #0]
 800ac94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac98:	f04f 30ff 	mov.w	r0, #4294967295
 800ac9c:	81a3      	strh	r3, [r4, #12]
 800ac9e:	e033      	b.n	800ad08 <__swsetup_r+0x98>
 800aca0:	0758      	lsls	r0, r3, #29
 800aca2:	d512      	bpl.n	800acca <__swsetup_r+0x5a>
 800aca4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aca6:	b141      	cbz	r1, 800acba <__swsetup_r+0x4a>
 800aca8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800acac:	4299      	cmp	r1, r3
 800acae:	d002      	beq.n	800acb6 <__swsetup_r+0x46>
 800acb0:	4628      	mov	r0, r5
 800acb2:	f7ff f92f 	bl	8009f14 <_free_r>
 800acb6:	2300      	movs	r3, #0
 800acb8:	6363      	str	r3, [r4, #52]	@ 0x34
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800acc0:	81a3      	strh	r3, [r4, #12]
 800acc2:	2300      	movs	r3, #0
 800acc4:	6063      	str	r3, [r4, #4]
 800acc6:	6923      	ldr	r3, [r4, #16]
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	89a3      	ldrh	r3, [r4, #12]
 800accc:	f043 0308 	orr.w	r3, r3, #8
 800acd0:	81a3      	strh	r3, [r4, #12]
 800acd2:	6923      	ldr	r3, [r4, #16]
 800acd4:	b94b      	cbnz	r3, 800acea <__swsetup_r+0x7a>
 800acd6:	89a3      	ldrh	r3, [r4, #12]
 800acd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800acdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ace0:	d003      	beq.n	800acea <__swsetup_r+0x7a>
 800ace2:	4621      	mov	r1, r4
 800ace4:	4628      	mov	r0, r5
 800ace6:	f000 f8c0 	bl	800ae6a <__smakebuf_r>
 800acea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acee:	f013 0201 	ands.w	r2, r3, #1
 800acf2:	d00a      	beq.n	800ad0a <__swsetup_r+0x9a>
 800acf4:	2200      	movs	r2, #0
 800acf6:	60a2      	str	r2, [r4, #8]
 800acf8:	6962      	ldr	r2, [r4, #20]
 800acfa:	4252      	negs	r2, r2
 800acfc:	61a2      	str	r2, [r4, #24]
 800acfe:	6922      	ldr	r2, [r4, #16]
 800ad00:	b942      	cbnz	r2, 800ad14 <__swsetup_r+0xa4>
 800ad02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ad06:	d1c5      	bne.n	800ac94 <__swsetup_r+0x24>
 800ad08:	bd38      	pop	{r3, r4, r5, pc}
 800ad0a:	0799      	lsls	r1, r3, #30
 800ad0c:	bf58      	it	pl
 800ad0e:	6962      	ldrpl	r2, [r4, #20]
 800ad10:	60a2      	str	r2, [r4, #8]
 800ad12:	e7f4      	b.n	800acfe <__swsetup_r+0x8e>
 800ad14:	2000      	movs	r0, #0
 800ad16:	e7f7      	b.n	800ad08 <__swsetup_r+0x98>
 800ad18:	20000050 	.word	0x20000050

0800ad1c <_sbrk_r>:
 800ad1c:	b538      	push	{r3, r4, r5, lr}
 800ad1e:	2300      	movs	r3, #0
 800ad20:	4d05      	ldr	r5, [pc, #20]	@ (800ad38 <_sbrk_r+0x1c>)
 800ad22:	4604      	mov	r4, r0
 800ad24:	4608      	mov	r0, r1
 800ad26:	602b      	str	r3, [r5, #0]
 800ad28:	f7f6 ffee 	bl	8001d08 <_sbrk>
 800ad2c:	1c43      	adds	r3, r0, #1
 800ad2e:	d102      	bne.n	800ad36 <_sbrk_r+0x1a>
 800ad30:	682b      	ldr	r3, [r5, #0]
 800ad32:	b103      	cbz	r3, 800ad36 <_sbrk_r+0x1a>
 800ad34:	6023      	str	r3, [r4, #0]
 800ad36:	bd38      	pop	{r3, r4, r5, pc}
 800ad38:	200017a8 	.word	0x200017a8

0800ad3c <memcpy>:
 800ad3c:	440a      	add	r2, r1
 800ad3e:	1e43      	subs	r3, r0, #1
 800ad40:	4291      	cmp	r1, r2
 800ad42:	d100      	bne.n	800ad46 <memcpy+0xa>
 800ad44:	4770      	bx	lr
 800ad46:	b510      	push	{r4, lr}
 800ad48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad4c:	4291      	cmp	r1, r2
 800ad4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad52:	d1f9      	bne.n	800ad48 <memcpy+0xc>
 800ad54:	bd10      	pop	{r4, pc}
	...

0800ad58 <__assert_func>:
 800ad58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad5a:	4614      	mov	r4, r2
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	4b09      	ldr	r3, [pc, #36]	@ (800ad84 <__assert_func+0x2c>)
 800ad60:	4605      	mov	r5, r0
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	68d8      	ldr	r0, [r3, #12]
 800ad66:	b14c      	cbz	r4, 800ad7c <__assert_func+0x24>
 800ad68:	4b07      	ldr	r3, [pc, #28]	@ (800ad88 <__assert_func+0x30>)
 800ad6a:	9100      	str	r1, [sp, #0]
 800ad6c:	4907      	ldr	r1, [pc, #28]	@ (800ad8c <__assert_func+0x34>)
 800ad6e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad72:	462b      	mov	r3, r5
 800ad74:	f000 f842 	bl	800adfc <fiprintf>
 800ad78:	f000 f8d6 	bl	800af28 <abort>
 800ad7c:	4b04      	ldr	r3, [pc, #16]	@ (800ad90 <__assert_func+0x38>)
 800ad7e:	461c      	mov	r4, r3
 800ad80:	e7f3      	b.n	800ad6a <__assert_func+0x12>
 800ad82:	bf00      	nop
 800ad84:	20000050 	.word	0x20000050
 800ad88:	0800c211 	.word	0x0800c211
 800ad8c:	0800c21e 	.word	0x0800c21e
 800ad90:	0800c24c 	.word	0x0800c24c

0800ad94 <_calloc_r>:
 800ad94:	b570      	push	{r4, r5, r6, lr}
 800ad96:	fba1 5402 	umull	r5, r4, r1, r2
 800ad9a:	b934      	cbnz	r4, 800adaa <_calloc_r+0x16>
 800ad9c:	4629      	mov	r1, r5
 800ad9e:	f7ff f92d 	bl	8009ffc <_malloc_r>
 800ada2:	4606      	mov	r6, r0
 800ada4:	b928      	cbnz	r0, 800adb2 <_calloc_r+0x1e>
 800ada6:	4630      	mov	r0, r6
 800ada8:	bd70      	pop	{r4, r5, r6, pc}
 800adaa:	220c      	movs	r2, #12
 800adac:	2600      	movs	r6, #0
 800adae:	6002      	str	r2, [r0, #0]
 800adb0:	e7f9      	b.n	800ada6 <_calloc_r+0x12>
 800adb2:	462a      	mov	r2, r5
 800adb4:	4621      	mov	r1, r4
 800adb6:	f7fe f9c0 	bl	800913a <memset>
 800adba:	e7f4      	b.n	800ada6 <_calloc_r+0x12>

0800adbc <__ascii_mbtowc>:
 800adbc:	b082      	sub	sp, #8
 800adbe:	b901      	cbnz	r1, 800adc2 <__ascii_mbtowc+0x6>
 800adc0:	a901      	add	r1, sp, #4
 800adc2:	b142      	cbz	r2, 800add6 <__ascii_mbtowc+0x1a>
 800adc4:	b14b      	cbz	r3, 800adda <__ascii_mbtowc+0x1e>
 800adc6:	7813      	ldrb	r3, [r2, #0]
 800adc8:	600b      	str	r3, [r1, #0]
 800adca:	7812      	ldrb	r2, [r2, #0]
 800adcc:	1e10      	subs	r0, r2, #0
 800adce:	bf18      	it	ne
 800add0:	2001      	movne	r0, #1
 800add2:	b002      	add	sp, #8
 800add4:	4770      	bx	lr
 800add6:	4610      	mov	r0, r2
 800add8:	e7fb      	b.n	800add2 <__ascii_mbtowc+0x16>
 800adda:	f06f 0001 	mvn.w	r0, #1
 800adde:	e7f8      	b.n	800add2 <__ascii_mbtowc+0x16>

0800ade0 <__ascii_wctomb>:
 800ade0:	4603      	mov	r3, r0
 800ade2:	4608      	mov	r0, r1
 800ade4:	b141      	cbz	r1, 800adf8 <__ascii_wctomb+0x18>
 800ade6:	2aff      	cmp	r2, #255	@ 0xff
 800ade8:	d904      	bls.n	800adf4 <__ascii_wctomb+0x14>
 800adea:	228a      	movs	r2, #138	@ 0x8a
 800adec:	f04f 30ff 	mov.w	r0, #4294967295
 800adf0:	601a      	str	r2, [r3, #0]
 800adf2:	4770      	bx	lr
 800adf4:	2001      	movs	r0, #1
 800adf6:	700a      	strb	r2, [r1, #0]
 800adf8:	4770      	bx	lr
	...

0800adfc <fiprintf>:
 800adfc:	b40e      	push	{r1, r2, r3}
 800adfe:	b503      	push	{r0, r1, lr}
 800ae00:	ab03      	add	r3, sp, #12
 800ae02:	4601      	mov	r1, r0
 800ae04:	4805      	ldr	r0, [pc, #20]	@ (800ae1c <fiprintf+0x20>)
 800ae06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae0a:	6800      	ldr	r0, [r0, #0]
 800ae0c:	9301      	str	r3, [sp, #4]
 800ae0e:	f7ff fd2d 	bl	800a86c <_vfiprintf_r>
 800ae12:	b002      	add	sp, #8
 800ae14:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae18:	b003      	add	sp, #12
 800ae1a:	4770      	bx	lr
 800ae1c:	20000050 	.word	0x20000050

0800ae20 <__swhatbuf_r>:
 800ae20:	b570      	push	{r4, r5, r6, lr}
 800ae22:	460c      	mov	r4, r1
 800ae24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae28:	b096      	sub	sp, #88	@ 0x58
 800ae2a:	4615      	mov	r5, r2
 800ae2c:	2900      	cmp	r1, #0
 800ae2e:	461e      	mov	r6, r3
 800ae30:	da0c      	bge.n	800ae4c <__swhatbuf_r+0x2c>
 800ae32:	89a3      	ldrh	r3, [r4, #12]
 800ae34:	2100      	movs	r1, #0
 800ae36:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ae3a:	bf14      	ite	ne
 800ae3c:	2340      	movne	r3, #64	@ 0x40
 800ae3e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ae42:	2000      	movs	r0, #0
 800ae44:	6031      	str	r1, [r6, #0]
 800ae46:	602b      	str	r3, [r5, #0]
 800ae48:	b016      	add	sp, #88	@ 0x58
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
 800ae4c:	466a      	mov	r2, sp
 800ae4e:	f000 f849 	bl	800aee4 <_fstat_r>
 800ae52:	2800      	cmp	r0, #0
 800ae54:	dbed      	blt.n	800ae32 <__swhatbuf_r+0x12>
 800ae56:	9901      	ldr	r1, [sp, #4]
 800ae58:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae5c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae60:	4259      	negs	r1, r3
 800ae62:	4159      	adcs	r1, r3
 800ae64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae68:	e7eb      	b.n	800ae42 <__swhatbuf_r+0x22>

0800ae6a <__smakebuf_r>:
 800ae6a:	898b      	ldrh	r3, [r1, #12]
 800ae6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae6e:	079d      	lsls	r5, r3, #30
 800ae70:	4606      	mov	r6, r0
 800ae72:	460c      	mov	r4, r1
 800ae74:	d507      	bpl.n	800ae86 <__smakebuf_r+0x1c>
 800ae76:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ae7a:	6023      	str	r3, [r4, #0]
 800ae7c:	6123      	str	r3, [r4, #16]
 800ae7e:	2301      	movs	r3, #1
 800ae80:	6163      	str	r3, [r4, #20]
 800ae82:	b003      	add	sp, #12
 800ae84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae86:	ab01      	add	r3, sp, #4
 800ae88:	466a      	mov	r2, sp
 800ae8a:	f7ff ffc9 	bl	800ae20 <__swhatbuf_r>
 800ae8e:	9f00      	ldr	r7, [sp, #0]
 800ae90:	4605      	mov	r5, r0
 800ae92:	4630      	mov	r0, r6
 800ae94:	4639      	mov	r1, r7
 800ae96:	f7ff f8b1 	bl	8009ffc <_malloc_r>
 800ae9a:	b948      	cbnz	r0, 800aeb0 <__smakebuf_r+0x46>
 800ae9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aea0:	059a      	lsls	r2, r3, #22
 800aea2:	d4ee      	bmi.n	800ae82 <__smakebuf_r+0x18>
 800aea4:	f023 0303 	bic.w	r3, r3, #3
 800aea8:	f043 0302 	orr.w	r3, r3, #2
 800aeac:	81a3      	strh	r3, [r4, #12]
 800aeae:	e7e2      	b.n	800ae76 <__smakebuf_r+0xc>
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	6020      	str	r0, [r4, #0]
 800aeb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeb8:	81a3      	strh	r3, [r4, #12]
 800aeba:	9b01      	ldr	r3, [sp, #4]
 800aebc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aec0:	b15b      	cbz	r3, 800aeda <__smakebuf_r+0x70>
 800aec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aec6:	4630      	mov	r0, r6
 800aec8:	f000 f81e 	bl	800af08 <_isatty_r>
 800aecc:	b128      	cbz	r0, 800aeda <__smakebuf_r+0x70>
 800aece:	89a3      	ldrh	r3, [r4, #12]
 800aed0:	f023 0303 	bic.w	r3, r3, #3
 800aed4:	f043 0301 	orr.w	r3, r3, #1
 800aed8:	81a3      	strh	r3, [r4, #12]
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	431d      	orrs	r5, r3
 800aede:	81a5      	strh	r5, [r4, #12]
 800aee0:	e7cf      	b.n	800ae82 <__smakebuf_r+0x18>
	...

0800aee4 <_fstat_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	2300      	movs	r3, #0
 800aee8:	4d06      	ldr	r5, [pc, #24]	@ (800af04 <_fstat_r+0x20>)
 800aeea:	4604      	mov	r4, r0
 800aeec:	4608      	mov	r0, r1
 800aeee:	4611      	mov	r1, r2
 800aef0:	602b      	str	r3, [r5, #0]
 800aef2:	f7f6 fee1 	bl	8001cb8 <_fstat>
 800aef6:	1c43      	adds	r3, r0, #1
 800aef8:	d102      	bne.n	800af00 <_fstat_r+0x1c>
 800aefa:	682b      	ldr	r3, [r5, #0]
 800aefc:	b103      	cbz	r3, 800af00 <_fstat_r+0x1c>
 800aefe:	6023      	str	r3, [r4, #0]
 800af00:	bd38      	pop	{r3, r4, r5, pc}
 800af02:	bf00      	nop
 800af04:	200017a8 	.word	0x200017a8

0800af08 <_isatty_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	2300      	movs	r3, #0
 800af0c:	4d05      	ldr	r5, [pc, #20]	@ (800af24 <_isatty_r+0x1c>)
 800af0e:	4604      	mov	r4, r0
 800af10:	4608      	mov	r0, r1
 800af12:	602b      	str	r3, [r5, #0]
 800af14:	f7f6 fee0 	bl	8001cd8 <_isatty>
 800af18:	1c43      	adds	r3, r0, #1
 800af1a:	d102      	bne.n	800af22 <_isatty_r+0x1a>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	b103      	cbz	r3, 800af22 <_isatty_r+0x1a>
 800af20:	6023      	str	r3, [r4, #0]
 800af22:	bd38      	pop	{r3, r4, r5, pc}
 800af24:	200017a8 	.word	0x200017a8

0800af28 <abort>:
 800af28:	2006      	movs	r0, #6
 800af2a:	b508      	push	{r3, lr}
 800af2c:	f000 f82c 	bl	800af88 <raise>
 800af30:	2001      	movs	r0, #1
 800af32:	f7f6 fe71 	bl	8001c18 <_exit>

0800af36 <_raise_r>:
 800af36:	291f      	cmp	r1, #31
 800af38:	b538      	push	{r3, r4, r5, lr}
 800af3a:	4605      	mov	r5, r0
 800af3c:	460c      	mov	r4, r1
 800af3e:	d904      	bls.n	800af4a <_raise_r+0x14>
 800af40:	2316      	movs	r3, #22
 800af42:	6003      	str	r3, [r0, #0]
 800af44:	f04f 30ff 	mov.w	r0, #4294967295
 800af48:	bd38      	pop	{r3, r4, r5, pc}
 800af4a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800af4c:	b112      	cbz	r2, 800af54 <_raise_r+0x1e>
 800af4e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af52:	b94b      	cbnz	r3, 800af68 <_raise_r+0x32>
 800af54:	4628      	mov	r0, r5
 800af56:	f000 f831 	bl	800afbc <_getpid_r>
 800af5a:	4622      	mov	r2, r4
 800af5c:	4601      	mov	r1, r0
 800af5e:	4628      	mov	r0, r5
 800af60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af64:	f000 b818 	b.w	800af98 <_kill_r>
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d00a      	beq.n	800af82 <_raise_r+0x4c>
 800af6c:	1c59      	adds	r1, r3, #1
 800af6e:	d103      	bne.n	800af78 <_raise_r+0x42>
 800af70:	2316      	movs	r3, #22
 800af72:	6003      	str	r3, [r0, #0]
 800af74:	2001      	movs	r0, #1
 800af76:	e7e7      	b.n	800af48 <_raise_r+0x12>
 800af78:	2100      	movs	r1, #0
 800af7a:	4620      	mov	r0, r4
 800af7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800af80:	4798      	blx	r3
 800af82:	2000      	movs	r0, #0
 800af84:	e7e0      	b.n	800af48 <_raise_r+0x12>
	...

0800af88 <raise>:
 800af88:	4b02      	ldr	r3, [pc, #8]	@ (800af94 <raise+0xc>)
 800af8a:	4601      	mov	r1, r0
 800af8c:	6818      	ldr	r0, [r3, #0]
 800af8e:	f7ff bfd2 	b.w	800af36 <_raise_r>
 800af92:	bf00      	nop
 800af94:	20000050 	.word	0x20000050

0800af98 <_kill_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	2300      	movs	r3, #0
 800af9c:	4d06      	ldr	r5, [pc, #24]	@ (800afb8 <_kill_r+0x20>)
 800af9e:	4604      	mov	r4, r0
 800afa0:	4608      	mov	r0, r1
 800afa2:	4611      	mov	r1, r2
 800afa4:	602b      	str	r3, [r5, #0]
 800afa6:	f7f6 fe27 	bl	8001bf8 <_kill>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	d102      	bne.n	800afb4 <_kill_r+0x1c>
 800afae:	682b      	ldr	r3, [r5, #0]
 800afb0:	b103      	cbz	r3, 800afb4 <_kill_r+0x1c>
 800afb2:	6023      	str	r3, [r4, #0]
 800afb4:	bd38      	pop	{r3, r4, r5, pc}
 800afb6:	bf00      	nop
 800afb8:	200017a8 	.word	0x200017a8

0800afbc <_getpid_r>:
 800afbc:	f7f6 be14 	b.w	8001be8 <_getpid>

0800afc0 <sin>:
 800afc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afc2:	ec53 2b10 	vmov	r2, r3, d0
 800afc6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800afca:	4825      	ldr	r0, [pc, #148]	@ (800b060 <sin+0xa0>)
 800afcc:	4281      	cmp	r1, r0
 800afce:	d807      	bhi.n	800afe0 <sin+0x20>
 800afd0:	2000      	movs	r0, #0
 800afd2:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b058 <sin+0x98>
 800afd6:	b005      	add	sp, #20
 800afd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800afdc:	f000 b90c 	b.w	800b1f8 <__kernel_sin>
 800afe0:	4820      	ldr	r0, [pc, #128]	@ (800b064 <sin+0xa4>)
 800afe2:	4281      	cmp	r1, r0
 800afe4:	d908      	bls.n	800aff8 <sin+0x38>
 800afe6:	4610      	mov	r0, r2
 800afe8:	4619      	mov	r1, r3
 800afea:	f7f5 f931 	bl	8000250 <__aeabi_dsub>
 800afee:	ec41 0b10 	vmov	d0, r0, r1
 800aff2:	b005      	add	sp, #20
 800aff4:	f85d fb04 	ldr.w	pc, [sp], #4
 800aff8:	4668      	mov	r0, sp
 800affa:	f000 f9b9 	bl	800b370 <__ieee754_rem_pio2>
 800affe:	f000 0003 	and.w	r0, r0, #3
 800b002:	2801      	cmp	r0, #1
 800b004:	d00c      	beq.n	800b020 <sin+0x60>
 800b006:	2802      	cmp	r0, #2
 800b008:	d011      	beq.n	800b02e <sin+0x6e>
 800b00a:	b9e8      	cbnz	r0, 800b048 <sin+0x88>
 800b00c:	2001      	movs	r0, #1
 800b00e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b012:	ed9d 0b00 	vldr	d0, [sp]
 800b016:	f000 f8ef 	bl	800b1f8 <__kernel_sin>
 800b01a:	ec51 0b10 	vmov	r0, r1, d0
 800b01e:	e7e6      	b.n	800afee <sin+0x2e>
 800b020:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b024:	ed9d 0b00 	vldr	d0, [sp]
 800b028:	f000 f81e 	bl	800b068 <__kernel_cos>
 800b02c:	e7f5      	b.n	800b01a <sin+0x5a>
 800b02e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b032:	ed9d 0b00 	vldr	d0, [sp]
 800b036:	2001      	movs	r0, #1
 800b038:	f000 f8de 	bl	800b1f8 <__kernel_sin>
 800b03c:	ec53 2b10 	vmov	r2, r3, d0
 800b040:	4610      	mov	r0, r2
 800b042:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b046:	e7d2      	b.n	800afee <sin+0x2e>
 800b048:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b04c:	ed9d 0b00 	vldr	d0, [sp]
 800b050:	f000 f80a 	bl	800b068 <__kernel_cos>
 800b054:	e7f2      	b.n	800b03c <sin+0x7c>
 800b056:	bf00      	nop
	...
 800b060:	3fe921fb 	.word	0x3fe921fb
 800b064:	7fefffff 	.word	0x7fefffff

0800b068 <__kernel_cos>:
 800b068:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b06c:	ec57 6b10 	vmov	r6, r7, d0
 800b070:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b074:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b078:	ed8d 1b00 	vstr	d1, [sp]
 800b07c:	d206      	bcs.n	800b08c <__kernel_cos+0x24>
 800b07e:	4630      	mov	r0, r6
 800b080:	4639      	mov	r1, r7
 800b082:	f7f5 fd4d 	bl	8000b20 <__aeabi_d2iz>
 800b086:	2800      	cmp	r0, #0
 800b088:	f000 8088 	beq.w	800b19c <__kernel_cos+0x134>
 800b08c:	4632      	mov	r2, r6
 800b08e:	463b      	mov	r3, r7
 800b090:	4630      	mov	r0, r6
 800b092:	4639      	mov	r1, r7
 800b094:	f7f5 fa94 	bl	80005c0 <__aeabi_dmul>
 800b098:	4604      	mov	r4, r0
 800b09a:	460d      	mov	r5, r1
 800b09c:	2200      	movs	r2, #0
 800b09e:	4b50      	ldr	r3, [pc, #320]	@ (800b1e0 <__kernel_cos+0x178>)
 800b0a0:	f7f5 fa8e 	bl	80005c0 <__aeabi_dmul>
 800b0a4:	4682      	mov	sl, r0
 800b0a6:	468b      	mov	fp, r1
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	4629      	mov	r1, r5
 800b0ac:	a33e      	add	r3, pc, #248	@ (adr r3, 800b1a8 <__kernel_cos+0x140>)
 800b0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b2:	f7f5 fa85 	bl	80005c0 <__aeabi_dmul>
 800b0b6:	a33e      	add	r3, pc, #248	@ (adr r3, 800b1b0 <__kernel_cos+0x148>)
 800b0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0bc:	f7f5 f8ca 	bl	8000254 <__adddf3>
 800b0c0:	4622      	mov	r2, r4
 800b0c2:	462b      	mov	r3, r5
 800b0c4:	f7f5 fa7c 	bl	80005c0 <__aeabi_dmul>
 800b0c8:	a33b      	add	r3, pc, #236	@ (adr r3, 800b1b8 <__kernel_cos+0x150>)
 800b0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ce:	f7f5 f8bf 	bl	8000250 <__aeabi_dsub>
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	462b      	mov	r3, r5
 800b0d6:	f7f5 fa73 	bl	80005c0 <__aeabi_dmul>
 800b0da:	a339      	add	r3, pc, #228	@ (adr r3, 800b1c0 <__kernel_cos+0x158>)
 800b0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e0:	f7f5 f8b8 	bl	8000254 <__adddf3>
 800b0e4:	4622      	mov	r2, r4
 800b0e6:	462b      	mov	r3, r5
 800b0e8:	f7f5 fa6a 	bl	80005c0 <__aeabi_dmul>
 800b0ec:	a336      	add	r3, pc, #216	@ (adr r3, 800b1c8 <__kernel_cos+0x160>)
 800b0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f2:	f7f5 f8ad 	bl	8000250 <__aeabi_dsub>
 800b0f6:	4622      	mov	r2, r4
 800b0f8:	462b      	mov	r3, r5
 800b0fa:	f7f5 fa61 	bl	80005c0 <__aeabi_dmul>
 800b0fe:	a334      	add	r3, pc, #208	@ (adr r3, 800b1d0 <__kernel_cos+0x168>)
 800b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b104:	f7f5 f8a6 	bl	8000254 <__adddf3>
 800b108:	4622      	mov	r2, r4
 800b10a:	462b      	mov	r3, r5
 800b10c:	f7f5 fa58 	bl	80005c0 <__aeabi_dmul>
 800b110:	4622      	mov	r2, r4
 800b112:	462b      	mov	r3, r5
 800b114:	f7f5 fa54 	bl	80005c0 <__aeabi_dmul>
 800b118:	4604      	mov	r4, r0
 800b11a:	460d      	mov	r5, r1
 800b11c:	4630      	mov	r0, r6
 800b11e:	4639      	mov	r1, r7
 800b120:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b124:	f7f5 fa4c 	bl	80005c0 <__aeabi_dmul>
 800b128:	460b      	mov	r3, r1
 800b12a:	4602      	mov	r2, r0
 800b12c:	4629      	mov	r1, r5
 800b12e:	4620      	mov	r0, r4
 800b130:	f7f5 f88e 	bl	8000250 <__aeabi_dsub>
 800b134:	4b2b      	ldr	r3, [pc, #172]	@ (800b1e4 <__kernel_cos+0x17c>)
 800b136:	4606      	mov	r6, r0
 800b138:	460f      	mov	r7, r1
 800b13a:	4598      	cmp	r8, r3
 800b13c:	d810      	bhi.n	800b160 <__kernel_cos+0xf8>
 800b13e:	4602      	mov	r2, r0
 800b140:	460b      	mov	r3, r1
 800b142:	4650      	mov	r0, sl
 800b144:	4659      	mov	r1, fp
 800b146:	f7f5 f883 	bl	8000250 <__aeabi_dsub>
 800b14a:	4602      	mov	r2, r0
 800b14c:	460b      	mov	r3, r1
 800b14e:	2000      	movs	r0, #0
 800b150:	4925      	ldr	r1, [pc, #148]	@ (800b1e8 <__kernel_cos+0x180>)
 800b152:	f7f5 f87d 	bl	8000250 <__aeabi_dsub>
 800b156:	ec41 0b10 	vmov	d0, r0, r1
 800b15a:	b003      	add	sp, #12
 800b15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b160:	4b22      	ldr	r3, [pc, #136]	@ (800b1ec <__kernel_cos+0x184>)
 800b162:	2400      	movs	r4, #0
 800b164:	2000      	movs	r0, #0
 800b166:	4920      	ldr	r1, [pc, #128]	@ (800b1e8 <__kernel_cos+0x180>)
 800b168:	4598      	cmp	r8, r3
 800b16a:	4622      	mov	r2, r4
 800b16c:	bf94      	ite	ls
 800b16e:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b172:	4d1f      	ldrhi	r5, [pc, #124]	@ (800b1f0 <__kernel_cos+0x188>)
 800b174:	462b      	mov	r3, r5
 800b176:	f7f5 f86b 	bl	8000250 <__aeabi_dsub>
 800b17a:	4622      	mov	r2, r4
 800b17c:	4680      	mov	r8, r0
 800b17e:	4689      	mov	r9, r1
 800b180:	462b      	mov	r3, r5
 800b182:	4650      	mov	r0, sl
 800b184:	4659      	mov	r1, fp
 800b186:	f7f5 f863 	bl	8000250 <__aeabi_dsub>
 800b18a:	4632      	mov	r2, r6
 800b18c:	463b      	mov	r3, r7
 800b18e:	f7f5 f85f 	bl	8000250 <__aeabi_dsub>
 800b192:	4602      	mov	r2, r0
 800b194:	460b      	mov	r3, r1
 800b196:	4640      	mov	r0, r8
 800b198:	4649      	mov	r1, r9
 800b19a:	e7da      	b.n	800b152 <__kernel_cos+0xea>
 800b19c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b1d8 <__kernel_cos+0x170>
 800b1a0:	e7db      	b.n	800b15a <__kernel_cos+0xf2>
 800b1a2:	bf00      	nop
 800b1a4:	f3af 8000 	nop.w
 800b1a8:	be8838d4 	.word	0xbe8838d4
 800b1ac:	bda8fae9 	.word	0xbda8fae9
 800b1b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800b1b4:	3e21ee9e 	.word	0x3e21ee9e
 800b1b8:	809c52ad 	.word	0x809c52ad
 800b1bc:	3e927e4f 	.word	0x3e927e4f
 800b1c0:	19cb1590 	.word	0x19cb1590
 800b1c4:	3efa01a0 	.word	0x3efa01a0
 800b1c8:	16c15177 	.word	0x16c15177
 800b1cc:	3f56c16c 	.word	0x3f56c16c
 800b1d0:	5555554c 	.word	0x5555554c
 800b1d4:	3fa55555 	.word	0x3fa55555
 800b1d8:	00000000 	.word	0x00000000
 800b1dc:	3ff00000 	.word	0x3ff00000
 800b1e0:	3fe00000 	.word	0x3fe00000
 800b1e4:	3fd33332 	.word	0x3fd33332
 800b1e8:	3ff00000 	.word	0x3ff00000
 800b1ec:	3fe90000 	.word	0x3fe90000
 800b1f0:	3fd20000 	.word	0x3fd20000
 800b1f4:	00000000 	.word	0x00000000

0800b1f8 <__kernel_sin>:
 800b1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fc:	ec55 4b10 	vmov	r4, r5, d0
 800b200:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b204:	b085      	sub	sp, #20
 800b206:	4680      	mov	r8, r0
 800b208:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b20c:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b210:	d205      	bcs.n	800b21e <__kernel_sin+0x26>
 800b212:	4620      	mov	r0, r4
 800b214:	4629      	mov	r1, r5
 800b216:	f7f5 fc83 	bl	8000b20 <__aeabi_d2iz>
 800b21a:	2800      	cmp	r0, #0
 800b21c:	d052      	beq.n	800b2c4 <__kernel_sin+0xcc>
 800b21e:	4622      	mov	r2, r4
 800b220:	462b      	mov	r3, r5
 800b222:	4620      	mov	r0, r4
 800b224:	4629      	mov	r1, r5
 800b226:	f7f5 f9cb 	bl	80005c0 <__aeabi_dmul>
 800b22a:	4682      	mov	sl, r0
 800b22c:	468b      	mov	fp, r1
 800b22e:	4602      	mov	r2, r0
 800b230:	460b      	mov	r3, r1
 800b232:	4620      	mov	r0, r4
 800b234:	4629      	mov	r1, r5
 800b236:	f7f5 f9c3 	bl	80005c0 <__aeabi_dmul>
 800b23a:	a342      	add	r3, pc, #264	@ (adr r3, 800b344 <__kernel_sin+0x14c>)
 800b23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b240:	e9cd 0100 	strd	r0, r1, [sp]
 800b244:	4650      	mov	r0, sl
 800b246:	4659      	mov	r1, fp
 800b248:	f7f5 f9ba 	bl	80005c0 <__aeabi_dmul>
 800b24c:	a33f      	add	r3, pc, #252	@ (adr r3, 800b34c <__kernel_sin+0x154>)
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	f7f4 fffd 	bl	8000250 <__aeabi_dsub>
 800b256:	4652      	mov	r2, sl
 800b258:	465b      	mov	r3, fp
 800b25a:	f7f5 f9b1 	bl	80005c0 <__aeabi_dmul>
 800b25e:	a33d      	add	r3, pc, #244	@ (adr r3, 800b354 <__kernel_sin+0x15c>)
 800b260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b264:	f7f4 fff6 	bl	8000254 <__adddf3>
 800b268:	4652      	mov	r2, sl
 800b26a:	465b      	mov	r3, fp
 800b26c:	f7f5 f9a8 	bl	80005c0 <__aeabi_dmul>
 800b270:	a33a      	add	r3, pc, #232	@ (adr r3, 800b35c <__kernel_sin+0x164>)
 800b272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b276:	f7f4 ffeb 	bl	8000250 <__aeabi_dsub>
 800b27a:	4652      	mov	r2, sl
 800b27c:	465b      	mov	r3, fp
 800b27e:	f7f5 f99f 	bl	80005c0 <__aeabi_dmul>
 800b282:	a338      	add	r3, pc, #224	@ (adr r3, 800b364 <__kernel_sin+0x16c>)
 800b284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b288:	f7f4 ffe4 	bl	8000254 <__adddf3>
 800b28c:	4606      	mov	r6, r0
 800b28e:	460f      	mov	r7, r1
 800b290:	f1b8 0f00 	cmp.w	r8, #0
 800b294:	d11b      	bne.n	800b2ce <__kernel_sin+0xd6>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4650      	mov	r0, sl
 800b29c:	4659      	mov	r1, fp
 800b29e:	f7f5 f98f 	bl	80005c0 <__aeabi_dmul>
 800b2a2:	a325      	add	r3, pc, #148	@ (adr r3, 800b338 <__kernel_sin+0x140>)
 800b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a8:	f7f4 ffd2 	bl	8000250 <__aeabi_dsub>
 800b2ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2b0:	f7f5 f986 	bl	80005c0 <__aeabi_dmul>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	f7f4 ffca 	bl	8000254 <__adddf3>
 800b2c0:	4604      	mov	r4, r0
 800b2c2:	460d      	mov	r5, r1
 800b2c4:	ec45 4b10 	vmov	d0, r4, r5
 800b2c8:	b005      	add	sp, #20
 800b2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	4b1b      	ldr	r3, [pc, #108]	@ (800b340 <__kernel_sin+0x148>)
 800b2d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2d6:	f7f5 f973 	bl	80005c0 <__aeabi_dmul>
 800b2da:	4680      	mov	r8, r0
 800b2dc:	4689      	mov	r9, r1
 800b2de:	4632      	mov	r2, r6
 800b2e0:	463b      	mov	r3, r7
 800b2e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2e6:	f7f5 f96b 	bl	80005c0 <__aeabi_dmul>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	4640      	mov	r0, r8
 800b2f0:	4649      	mov	r1, r9
 800b2f2:	f7f4 ffad 	bl	8000250 <__aeabi_dsub>
 800b2f6:	4652      	mov	r2, sl
 800b2f8:	465b      	mov	r3, fp
 800b2fa:	f7f5 f961 	bl	80005c0 <__aeabi_dmul>
 800b2fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b302:	f7f4 ffa5 	bl	8000250 <__aeabi_dsub>
 800b306:	4606      	mov	r6, r0
 800b308:	460f      	mov	r7, r1
 800b30a:	a30b      	add	r3, pc, #44	@ (adr r3, 800b338 <__kernel_sin+0x140>)
 800b30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b310:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b314:	f7f5 f954 	bl	80005c0 <__aeabi_dmul>
 800b318:	4602      	mov	r2, r0
 800b31a:	460b      	mov	r3, r1
 800b31c:	4630      	mov	r0, r6
 800b31e:	4639      	mov	r1, r7
 800b320:	f7f4 ff98 	bl	8000254 <__adddf3>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	4620      	mov	r0, r4
 800b32a:	4629      	mov	r1, r5
 800b32c:	f7f4 ff90 	bl	8000250 <__aeabi_dsub>
 800b330:	e7c6      	b.n	800b2c0 <__kernel_sin+0xc8>
 800b332:	bf00      	nop
 800b334:	f3af 8000 	nop.w
 800b338:	55555549 	.word	0x55555549
 800b33c:	3fc55555 	.word	0x3fc55555
 800b340:	3fe00000 	.word	0x3fe00000
 800b344:	5acfd57c 	.word	0x5acfd57c
 800b348:	3de5d93a 	.word	0x3de5d93a
 800b34c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b350:	3e5ae5e6 	.word	0x3e5ae5e6
 800b354:	57b1fe7d 	.word	0x57b1fe7d
 800b358:	3ec71de3 	.word	0x3ec71de3
 800b35c:	19c161d5 	.word	0x19c161d5
 800b360:	3f2a01a0 	.word	0x3f2a01a0
 800b364:	1110f8a6 	.word	0x1110f8a6
 800b368:	3f811111 	.word	0x3f811111
 800b36c:	00000000 	.word	0x00000000

0800b370 <__ieee754_rem_pio2>:
 800b370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b374:	ec57 6b10 	vmov	r6, r7, d0
 800b378:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b37c:	4bc4      	ldr	r3, [pc, #784]	@ (800b690 <__ieee754_rem_pio2+0x320>)
 800b37e:	b08d      	sub	sp, #52	@ 0x34
 800b380:	4604      	mov	r4, r0
 800b382:	4598      	cmp	r8, r3
 800b384:	9704      	str	r7, [sp, #16]
 800b386:	d807      	bhi.n	800b398 <__ieee754_rem_pio2+0x28>
 800b388:	2200      	movs	r2, #0
 800b38a:	2300      	movs	r3, #0
 800b38c:	ed80 0b00 	vstr	d0, [r0]
 800b390:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b394:	2500      	movs	r5, #0
 800b396:	e028      	b.n	800b3ea <__ieee754_rem_pio2+0x7a>
 800b398:	4bbe      	ldr	r3, [pc, #760]	@ (800b694 <__ieee754_rem_pio2+0x324>)
 800b39a:	4598      	cmp	r8, r3
 800b39c:	d878      	bhi.n	800b490 <__ieee754_rem_pio2+0x120>
 800b39e:	9b04      	ldr	r3, [sp, #16]
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	4dbd      	ldr	r5, [pc, #756]	@ (800b698 <__ieee754_rem_pio2+0x328>)
 800b3a4:	4639      	mov	r1, r7
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	a3ab      	add	r3, pc, #684	@ (adr r3, 800b658 <__ieee754_rem_pio2+0x2e8>)
 800b3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ae:	dd38      	ble.n	800b422 <__ieee754_rem_pio2+0xb2>
 800b3b0:	f7f4 ff4e 	bl	8000250 <__aeabi_dsub>
 800b3b4:	45a8      	cmp	r8, r5
 800b3b6:	4606      	mov	r6, r0
 800b3b8:	460f      	mov	r7, r1
 800b3ba:	d01a      	beq.n	800b3f2 <__ieee754_rem_pio2+0x82>
 800b3bc:	a3a8      	add	r3, pc, #672	@ (adr r3, 800b660 <__ieee754_rem_pio2+0x2f0>)
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f7f4 ff45 	bl	8000250 <__aeabi_dsub>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	4680      	mov	r8, r0
 800b3cc:	4689      	mov	r9, r1
 800b3ce:	4630      	mov	r0, r6
 800b3d0:	4639      	mov	r1, r7
 800b3d2:	f7f4 ff3d 	bl	8000250 <__aeabi_dsub>
 800b3d6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800b660 <__ieee754_rem_pio2+0x2f0>)
 800b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3dc:	2501      	movs	r5, #1
 800b3de:	f7f4 ff37 	bl	8000250 <__aeabi_dsub>
 800b3e2:	e9c4 8900 	strd	r8, r9, [r4]
 800b3e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	b00d      	add	sp, #52	@ 0x34
 800b3ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f2:	a39d      	add	r3, pc, #628	@ (adr r3, 800b668 <__ieee754_rem_pio2+0x2f8>)
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	f7f4 ff2a 	bl	8000250 <__aeabi_dsub>
 800b3fc:	4606      	mov	r6, r0
 800b3fe:	460f      	mov	r7, r1
 800b400:	a39b      	add	r3, pc, #620	@ (adr r3, 800b670 <__ieee754_rem_pio2+0x300>)
 800b402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b406:	f7f4 ff23 	bl	8000250 <__aeabi_dsub>
 800b40a:	4602      	mov	r2, r0
 800b40c:	460b      	mov	r3, r1
 800b40e:	4680      	mov	r8, r0
 800b410:	4689      	mov	r9, r1
 800b412:	4630      	mov	r0, r6
 800b414:	4639      	mov	r1, r7
 800b416:	f7f4 ff1b 	bl	8000250 <__aeabi_dsub>
 800b41a:	a395      	add	r3, pc, #596	@ (adr r3, 800b670 <__ieee754_rem_pio2+0x300>)
 800b41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b420:	e7dc      	b.n	800b3dc <__ieee754_rem_pio2+0x6c>
 800b422:	f7f4 ff17 	bl	8000254 <__adddf3>
 800b426:	45a8      	cmp	r8, r5
 800b428:	4606      	mov	r6, r0
 800b42a:	460f      	mov	r7, r1
 800b42c:	d018      	beq.n	800b460 <__ieee754_rem_pio2+0xf0>
 800b42e:	a38c      	add	r3, pc, #560	@ (adr r3, 800b660 <__ieee754_rem_pio2+0x2f0>)
 800b430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b434:	f7f4 ff0e 	bl	8000254 <__adddf3>
 800b438:	4602      	mov	r2, r0
 800b43a:	460b      	mov	r3, r1
 800b43c:	4680      	mov	r8, r0
 800b43e:	4689      	mov	r9, r1
 800b440:	4630      	mov	r0, r6
 800b442:	4639      	mov	r1, r7
 800b444:	f7f4 ff04 	bl	8000250 <__aeabi_dsub>
 800b448:	a385      	add	r3, pc, #532	@ (adr r3, 800b660 <__ieee754_rem_pio2+0x2f0>)
 800b44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44e:	f7f4 ff01 	bl	8000254 <__adddf3>
 800b452:	f04f 35ff 	mov.w	r5, #4294967295
 800b456:	e9c4 8900 	strd	r8, r9, [r4]
 800b45a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b45e:	e7c4      	b.n	800b3ea <__ieee754_rem_pio2+0x7a>
 800b460:	a381      	add	r3, pc, #516	@ (adr r3, 800b668 <__ieee754_rem_pio2+0x2f8>)
 800b462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b466:	f7f4 fef5 	bl	8000254 <__adddf3>
 800b46a:	4606      	mov	r6, r0
 800b46c:	460f      	mov	r7, r1
 800b46e:	a380      	add	r3, pc, #512	@ (adr r3, 800b670 <__ieee754_rem_pio2+0x300>)
 800b470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b474:	f7f4 feee 	bl	8000254 <__adddf3>
 800b478:	4602      	mov	r2, r0
 800b47a:	460b      	mov	r3, r1
 800b47c:	4680      	mov	r8, r0
 800b47e:	4689      	mov	r9, r1
 800b480:	4630      	mov	r0, r6
 800b482:	4639      	mov	r1, r7
 800b484:	f7f4 fee4 	bl	8000250 <__aeabi_dsub>
 800b488:	a379      	add	r3, pc, #484	@ (adr r3, 800b670 <__ieee754_rem_pio2+0x300>)
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	e7de      	b.n	800b44e <__ieee754_rem_pio2+0xde>
 800b490:	4b82      	ldr	r3, [pc, #520]	@ (800b69c <__ieee754_rem_pio2+0x32c>)
 800b492:	4598      	cmp	r8, r3
 800b494:	f200 80d1 	bhi.w	800b63a <__ieee754_rem_pio2+0x2ca>
 800b498:	f000 f966 	bl	800b768 <fabs>
 800b49c:	ec57 6b10 	vmov	r6, r7, d0
 800b4a0:	a375      	add	r3, pc, #468	@ (adr r3, 800b678 <__ieee754_rem_pio2+0x308>)
 800b4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a6:	4630      	mov	r0, r6
 800b4a8:	4639      	mov	r1, r7
 800b4aa:	f7f5 f889 	bl	80005c0 <__aeabi_dmul>
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	4b7b      	ldr	r3, [pc, #492]	@ (800b6a0 <__ieee754_rem_pio2+0x330>)
 800b4b2:	f7f4 fecf 	bl	8000254 <__adddf3>
 800b4b6:	f7f5 fb33 	bl	8000b20 <__aeabi_d2iz>
 800b4ba:	4605      	mov	r5, r0
 800b4bc:	f7f5 f816 	bl	80004ec <__aeabi_i2d>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b4c8:	a363      	add	r3, pc, #396	@ (adr r3, 800b658 <__ieee754_rem_pio2+0x2e8>)
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	f7f5 f877 	bl	80005c0 <__aeabi_dmul>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	4630      	mov	r0, r6
 800b4d8:	4639      	mov	r1, r7
 800b4da:	f7f4 feb9 	bl	8000250 <__aeabi_dsub>
 800b4de:	4682      	mov	sl, r0
 800b4e0:	468b      	mov	fp, r1
 800b4e2:	a35f      	add	r3, pc, #380	@ (adr r3, 800b660 <__ieee754_rem_pio2+0x2f0>)
 800b4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4ec:	f7f5 f868 	bl	80005c0 <__aeabi_dmul>
 800b4f0:	2d1f      	cmp	r5, #31
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	460f      	mov	r7, r1
 800b4f6:	dc0c      	bgt.n	800b512 <__ieee754_rem_pio2+0x1a2>
 800b4f8:	1e6a      	subs	r2, r5, #1
 800b4fa:	4b6a      	ldr	r3, [pc, #424]	@ (800b6a4 <__ieee754_rem_pio2+0x334>)
 800b4fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b500:	4543      	cmp	r3, r8
 800b502:	d006      	beq.n	800b512 <__ieee754_rem_pio2+0x1a2>
 800b504:	4632      	mov	r2, r6
 800b506:	463b      	mov	r3, r7
 800b508:	4650      	mov	r0, sl
 800b50a:	4659      	mov	r1, fp
 800b50c:	f7f4 fea0 	bl	8000250 <__aeabi_dsub>
 800b510:	e00e      	b.n	800b530 <__ieee754_rem_pio2+0x1c0>
 800b512:	463b      	mov	r3, r7
 800b514:	4632      	mov	r2, r6
 800b516:	4650      	mov	r0, sl
 800b518:	4659      	mov	r1, fp
 800b51a:	f7f4 fe99 	bl	8000250 <__aeabi_dsub>
 800b51e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b522:	9305      	str	r3, [sp, #20]
 800b524:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b528:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b52c:	2b10      	cmp	r3, #16
 800b52e:	dc02      	bgt.n	800b536 <__ieee754_rem_pio2+0x1c6>
 800b530:	e9c4 0100 	strd	r0, r1, [r4]
 800b534:	e039      	b.n	800b5aa <__ieee754_rem_pio2+0x23a>
 800b536:	a34c      	add	r3, pc, #304	@ (adr r3, 800b668 <__ieee754_rem_pio2+0x2f8>)
 800b538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b540:	f7f5 f83e 	bl	80005c0 <__aeabi_dmul>
 800b544:	4606      	mov	r6, r0
 800b546:	460f      	mov	r7, r1
 800b548:	4602      	mov	r2, r0
 800b54a:	460b      	mov	r3, r1
 800b54c:	4650      	mov	r0, sl
 800b54e:	4659      	mov	r1, fp
 800b550:	f7f4 fe7e 	bl	8000250 <__aeabi_dsub>
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	4680      	mov	r8, r0
 800b55a:	4689      	mov	r9, r1
 800b55c:	4650      	mov	r0, sl
 800b55e:	4659      	mov	r1, fp
 800b560:	f7f4 fe76 	bl	8000250 <__aeabi_dsub>
 800b564:	4632      	mov	r2, r6
 800b566:	463b      	mov	r3, r7
 800b568:	f7f4 fe72 	bl	8000250 <__aeabi_dsub>
 800b56c:	4606      	mov	r6, r0
 800b56e:	460f      	mov	r7, r1
 800b570:	a33f      	add	r3, pc, #252	@ (adr r3, 800b670 <__ieee754_rem_pio2+0x300>)
 800b572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b576:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b57a:	f7f5 f821 	bl	80005c0 <__aeabi_dmul>
 800b57e:	4632      	mov	r2, r6
 800b580:	463b      	mov	r3, r7
 800b582:	f7f4 fe65 	bl	8000250 <__aeabi_dsub>
 800b586:	4602      	mov	r2, r0
 800b588:	460b      	mov	r3, r1
 800b58a:	4606      	mov	r6, r0
 800b58c:	460f      	mov	r7, r1
 800b58e:	4640      	mov	r0, r8
 800b590:	4649      	mov	r1, r9
 800b592:	f7f4 fe5d 	bl	8000250 <__aeabi_dsub>
 800b596:	9a05      	ldr	r2, [sp, #20]
 800b598:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b59c:	1ad3      	subs	r3, r2, r3
 800b59e:	2b31      	cmp	r3, #49	@ 0x31
 800b5a0:	dc20      	bgt.n	800b5e4 <__ieee754_rem_pio2+0x274>
 800b5a2:	46c2      	mov	sl, r8
 800b5a4:	46cb      	mov	fp, r9
 800b5a6:	e9c4 0100 	strd	r0, r1, [r4]
 800b5aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b5ae:	4650      	mov	r0, sl
 800b5b0:	4659      	mov	r1, fp
 800b5b2:	4642      	mov	r2, r8
 800b5b4:	464b      	mov	r3, r9
 800b5b6:	f7f4 fe4b 	bl	8000250 <__aeabi_dsub>
 800b5ba:	463b      	mov	r3, r7
 800b5bc:	4632      	mov	r2, r6
 800b5be:	f7f4 fe47 	bl	8000250 <__aeabi_dsub>
 800b5c2:	9b04      	ldr	r3, [sp, #16]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b5ca:	f6bf af0e 	bge.w	800b3ea <__ieee754_rem_pio2+0x7a>
 800b5ce:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b5d2:	f8c4 8000 	str.w	r8, [r4]
 800b5d6:	60a0      	str	r0, [r4, #8]
 800b5d8:	6063      	str	r3, [r4, #4]
 800b5da:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b5de:	60e3      	str	r3, [r4, #12]
 800b5e0:	426d      	negs	r5, r5
 800b5e2:	e702      	b.n	800b3ea <__ieee754_rem_pio2+0x7a>
 800b5e4:	a326      	add	r3, pc, #152	@ (adr r3, 800b680 <__ieee754_rem_pio2+0x310>)
 800b5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5ee:	f7f4 ffe7 	bl	80005c0 <__aeabi_dmul>
 800b5f2:	4606      	mov	r6, r0
 800b5f4:	460f      	mov	r7, r1
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	460b      	mov	r3, r1
 800b5fa:	4640      	mov	r0, r8
 800b5fc:	4649      	mov	r1, r9
 800b5fe:	f7f4 fe27 	bl	8000250 <__aeabi_dsub>
 800b602:	4602      	mov	r2, r0
 800b604:	460b      	mov	r3, r1
 800b606:	4682      	mov	sl, r0
 800b608:	468b      	mov	fp, r1
 800b60a:	4640      	mov	r0, r8
 800b60c:	4649      	mov	r1, r9
 800b60e:	f7f4 fe1f 	bl	8000250 <__aeabi_dsub>
 800b612:	4632      	mov	r2, r6
 800b614:	463b      	mov	r3, r7
 800b616:	f7f4 fe1b 	bl	8000250 <__aeabi_dsub>
 800b61a:	4606      	mov	r6, r0
 800b61c:	460f      	mov	r7, r1
 800b61e:	a31a      	add	r3, pc, #104	@ (adr r3, 800b688 <__ieee754_rem_pio2+0x318>)
 800b620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b624:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b628:	f7f4 ffca 	bl	80005c0 <__aeabi_dmul>
 800b62c:	4632      	mov	r2, r6
 800b62e:	463b      	mov	r3, r7
 800b630:	f7f4 fe0e 	bl	8000250 <__aeabi_dsub>
 800b634:	4606      	mov	r6, r0
 800b636:	460f      	mov	r7, r1
 800b638:	e764      	b.n	800b504 <__ieee754_rem_pio2+0x194>
 800b63a:	4b1b      	ldr	r3, [pc, #108]	@ (800b6a8 <__ieee754_rem_pio2+0x338>)
 800b63c:	4598      	cmp	r8, r3
 800b63e:	d935      	bls.n	800b6ac <__ieee754_rem_pio2+0x33c>
 800b640:	4632      	mov	r2, r6
 800b642:	463b      	mov	r3, r7
 800b644:	4630      	mov	r0, r6
 800b646:	4639      	mov	r1, r7
 800b648:	f7f4 fe02 	bl	8000250 <__aeabi_dsub>
 800b64c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b650:	e9c4 0100 	strd	r0, r1, [r4]
 800b654:	e69e      	b.n	800b394 <__ieee754_rem_pio2+0x24>
 800b656:	bf00      	nop
 800b658:	54400000 	.word	0x54400000
 800b65c:	3ff921fb 	.word	0x3ff921fb
 800b660:	1a626331 	.word	0x1a626331
 800b664:	3dd0b461 	.word	0x3dd0b461
 800b668:	1a600000 	.word	0x1a600000
 800b66c:	3dd0b461 	.word	0x3dd0b461
 800b670:	2e037073 	.word	0x2e037073
 800b674:	3ba3198a 	.word	0x3ba3198a
 800b678:	6dc9c883 	.word	0x6dc9c883
 800b67c:	3fe45f30 	.word	0x3fe45f30
 800b680:	2e000000 	.word	0x2e000000
 800b684:	3ba3198a 	.word	0x3ba3198a
 800b688:	252049c1 	.word	0x252049c1
 800b68c:	397b839a 	.word	0x397b839a
 800b690:	3fe921fb 	.word	0x3fe921fb
 800b694:	4002d97b 	.word	0x4002d97b
 800b698:	3ff921fb 	.word	0x3ff921fb
 800b69c:	413921fb 	.word	0x413921fb
 800b6a0:	3fe00000 	.word	0x3fe00000
 800b6a4:	0800c454 	.word	0x0800c454
 800b6a8:	7fefffff 	.word	0x7fefffff
 800b6ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b6b0:	4630      	mov	r0, r6
 800b6b2:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800b6b6:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800b6ba:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b6be:	f04f 0803 	mov.w	r8, #3
 800b6c2:	460f      	mov	r7, r1
 800b6c4:	f7f5 fa2c 	bl	8000b20 <__aeabi_d2iz>
 800b6c8:	f7f4 ff10 	bl	80004ec <__aeabi_i2d>
 800b6cc:	4602      	mov	r2, r0
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	4639      	mov	r1, r7
 800b6d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6d8:	f7f4 fdba 	bl	8000250 <__aeabi_dsub>
 800b6dc:	2200      	movs	r2, #0
 800b6de:	4b20      	ldr	r3, [pc, #128]	@ (800b760 <__ieee754_rem_pio2+0x3f0>)
 800b6e0:	f7f4 ff6e 	bl	80005c0 <__aeabi_dmul>
 800b6e4:	460f      	mov	r7, r1
 800b6e6:	4606      	mov	r6, r0
 800b6e8:	f7f5 fa1a 	bl	8000b20 <__aeabi_d2iz>
 800b6ec:	f7f4 fefe 	bl	80004ec <__aeabi_i2d>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	4639      	mov	r1, r7
 800b6f8:	2600      	movs	r6, #0
 800b6fa:	2700      	movs	r7, #0
 800b6fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b700:	f7f4 fda6 	bl	8000250 <__aeabi_dsub>
 800b704:	2200      	movs	r2, #0
 800b706:	4b16      	ldr	r3, [pc, #88]	@ (800b760 <__ieee754_rem_pio2+0x3f0>)
 800b708:	f7f4 ff5a 	bl	80005c0 <__aeabi_dmul>
 800b70c:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800b710:	4632      	mov	r2, r6
 800b712:	463b      	mov	r3, r7
 800b714:	46c2      	mov	sl, r8
 800b716:	f108 38ff 	add.w	r8, r8, #4294967295
 800b71a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b71e:	f7f5 f9b7 	bl	8000a90 <__aeabi_dcmpeq>
 800b722:	2800      	cmp	r0, #0
 800b724:	d1f4      	bne.n	800b710 <__ieee754_rem_pio2+0x3a0>
 800b726:	4b0f      	ldr	r3, [pc, #60]	@ (800b764 <__ieee754_rem_pio2+0x3f4>)
 800b728:	462a      	mov	r2, r5
 800b72a:	4621      	mov	r1, r4
 800b72c:	a806      	add	r0, sp, #24
 800b72e:	9301      	str	r3, [sp, #4]
 800b730:	2302      	movs	r3, #2
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	4653      	mov	r3, sl
 800b736:	f000 f81f 	bl	800b778 <__kernel_rem_pio2>
 800b73a:	9b04      	ldr	r3, [sp, #16]
 800b73c:	4605      	mov	r5, r0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f6bf ae53 	bge.w	800b3ea <__ieee754_rem_pio2+0x7a>
 800b744:	e9d4 2100 	ldrd	r2, r1, [r4]
 800b748:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b74c:	e9c4 2300 	strd	r2, r3, [r4]
 800b750:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800b754:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b758:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b75c:	e740      	b.n	800b5e0 <__ieee754_rem_pio2+0x270>
 800b75e:	bf00      	nop
 800b760:	41700000 	.word	0x41700000
 800b764:	0800c4d4 	.word	0x0800c4d4

0800b768 <fabs>:
 800b768:	ec51 0b10 	vmov	r0, r1, d0
 800b76c:	4602      	mov	r2, r0
 800b76e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b772:	ec43 2b10 	vmov	d0, r2, r3
 800b776:	4770      	bx	lr

0800b778 <__kernel_rem_pio2>:
 800b778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b77c:	ed2d 8b02 	vpush	{d8}
 800b780:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800b784:	f112 0f14 	cmn.w	r2, #20
 800b788:	f04f 0500 	mov.w	r5, #0
 800b78c:	9306      	str	r3, [sp, #24]
 800b78e:	bfa8      	it	ge
 800b790:	1ed4      	subge	r4, r2, #3
 800b792:	4bc3      	ldr	r3, [pc, #780]	@ (800baa0 <__kernel_rem_pio2+0x328>)
 800b794:	bfb8      	it	lt
 800b796:	2400      	movlt	r4, #0
 800b798:	9104      	str	r1, [sp, #16]
 800b79a:	ae20      	add	r6, sp, #128	@ 0x80
 800b79c:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800b79e:	9008      	str	r0, [sp, #32]
 800b7a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b7a4:	9300      	str	r3, [sp, #0]
 800b7a6:	9b06      	ldr	r3, [sp, #24]
 800b7a8:	f103 33ff 	add.w	r3, r3, #4294967295
 800b7ac:	9305      	str	r3, [sp, #20]
 800b7ae:	bfa4      	itt	ge
 800b7b0:	2318      	movge	r3, #24
 800b7b2:	fb94 f4f3 	sdivge	r4, r4, r3
 800b7b6:	f06f 0317 	mvn.w	r3, #23
 800b7ba:	fb04 3303 	mla	r3, r4, r3, r3
 800b7be:	eb03 0b02 	add.w	fp, r3, r2
 800b7c2:	9b00      	ldr	r3, [sp, #0]
 800b7c4:	9a05      	ldr	r2, [sp, #20]
 800b7c6:	eb03 0802 	add.w	r8, r3, r2
 800b7ca:	1aa7      	subs	r7, r4, r2
 800b7cc:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b7ce:	ed9f 8bb0 	vldr	d8, [pc, #704]	@ 800ba90 <__kernel_rem_pio2+0x318>
 800b7d2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b7d6:	4545      	cmp	r5, r8
 800b7d8:	dd12      	ble.n	800b800 <__kernel_rem_pio2+0x88>
 800b7da:	aa20      	add	r2, sp, #128	@ 0x80
 800b7dc:	9b06      	ldr	r3, [sp, #24]
 800b7de:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800b7e2:	2700      	movs	r7, #0
 800b7e4:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b7e8:	9b00      	ldr	r3, [sp, #0]
 800b7ea:	429f      	cmp	r7, r3
 800b7ec:	dc2e      	bgt.n	800b84c <__kernel_rem_pio2+0xd4>
 800b7ee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b7f2:	46a8      	mov	r8, r5
 800b7f4:	2600      	movs	r6, #0
 800b7f6:	ed9f 7ba6 	vldr	d7, [pc, #664]	@ 800ba90 <__kernel_rem_pio2+0x318>
 800b7fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7fe:	e01b      	b.n	800b838 <__kernel_rem_pio2+0xc0>
 800b800:	42ef      	cmn	r7, r5
 800b802:	d407      	bmi.n	800b814 <__kernel_rem_pio2+0x9c>
 800b804:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b808:	f7f4 fe70 	bl	80004ec <__aeabi_i2d>
 800b80c:	3501      	adds	r5, #1
 800b80e:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b812:	e7e0      	b.n	800b7d6 <__kernel_rem_pio2+0x5e>
 800b814:	ec51 0b18 	vmov	r0, r1, d8
 800b818:	e7f8      	b.n	800b80c <__kernel_rem_pio2+0x94>
 800b81a:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800b81e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b822:	3601      	adds	r6, #1
 800b824:	f7f4 fecc 	bl	80005c0 <__aeabi_dmul>
 800b828:	4602      	mov	r2, r0
 800b82a:	460b      	mov	r3, r1
 800b82c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b830:	f7f4 fd10 	bl	8000254 <__adddf3>
 800b834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b838:	9b05      	ldr	r3, [sp, #20]
 800b83a:	429e      	cmp	r6, r3
 800b83c:	dded      	ble.n	800b81a <__kernel_rem_pio2+0xa2>
 800b83e:	3701      	adds	r7, #1
 800b840:	3508      	adds	r5, #8
 800b842:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b846:	ecaa 7b02 	vstmia	sl!, {d7}
 800b84a:	e7cd      	b.n	800b7e8 <__kernel_rem_pio2+0x70>
 800b84c:	9b00      	ldr	r3, [sp, #0]
 800b84e:	aa0c      	add	r2, sp, #48	@ 0x30
 800b850:	f8dd 8000 	ldr.w	r8, [sp]
 800b854:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b858:	930a      	str	r3, [sp, #40]	@ 0x28
 800b85a:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b85c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b860:	9309      	str	r3, [sp, #36]	@ 0x24
 800b862:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800b866:	ac0c      	add	r4, sp, #48	@ 0x30
 800b868:	46c2      	mov	sl, r8
 800b86a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b86c:	ab98      	add	r3, sp, #608	@ 0x260
 800b86e:	46a1      	mov	r9, r4
 800b870:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b874:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800b878:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b87a:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800b87e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b882:	f1ba 0f00 	cmp.w	sl, #0
 800b886:	dc77      	bgt.n	800b978 <__kernel_rem_pio2+0x200>
 800b888:	4658      	mov	r0, fp
 800b88a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800b88e:	f000 fac3 	bl	800be18 <scalbn>
 800b892:	2200      	movs	r2, #0
 800b894:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800b898:	ec57 6b10 	vmov	r6, r7, d0
 800b89c:	4630      	mov	r0, r6
 800b89e:	4639      	mov	r1, r7
 800b8a0:	f7f4 fe8e 	bl	80005c0 <__aeabi_dmul>
 800b8a4:	ec41 0b10 	vmov	d0, r0, r1
 800b8a8:	f000 fb32 	bl	800bf10 <floor>
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	4b7d      	ldr	r3, [pc, #500]	@ (800baa4 <__kernel_rem_pio2+0x32c>)
 800b8b0:	ec51 0b10 	vmov	r0, r1, d0
 800b8b4:	f7f4 fe84 	bl	80005c0 <__aeabi_dmul>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	4630      	mov	r0, r6
 800b8be:	4639      	mov	r1, r7
 800b8c0:	f7f4 fcc6 	bl	8000250 <__aeabi_dsub>
 800b8c4:	460f      	mov	r7, r1
 800b8c6:	4606      	mov	r6, r0
 800b8c8:	f7f5 f92a 	bl	8000b20 <__aeabi_d2iz>
 800b8cc:	9002      	str	r0, [sp, #8]
 800b8ce:	f7f4 fe0d 	bl	80004ec <__aeabi_i2d>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	4639      	mov	r1, r7
 800b8da:	f7f4 fcb9 	bl	8000250 <__aeabi_dsub>
 800b8de:	f1bb 0f00 	cmp.w	fp, #0
 800b8e2:	4606      	mov	r6, r0
 800b8e4:	460f      	mov	r7, r1
 800b8e6:	dd6c      	ble.n	800b9c2 <__kernel_rem_pio2+0x24a>
 800b8e8:	f108 31ff 	add.w	r1, r8, #4294967295
 800b8ec:	ab0c      	add	r3, sp, #48	@ 0x30
 800b8ee:	f1cb 0018 	rsb	r0, fp, #24
 800b8f2:	9d02      	ldr	r5, [sp, #8]
 800b8f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b8f8:	fa43 f200 	asr.w	r2, r3, r0
 800b8fc:	4415      	add	r5, r2
 800b8fe:	4082      	lsls	r2, r0
 800b900:	1a9b      	subs	r3, r3, r2
 800b902:	aa0c      	add	r2, sp, #48	@ 0x30
 800b904:	9502      	str	r5, [sp, #8]
 800b906:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b90a:	f1cb 0217 	rsb	r2, fp, #23
 800b90e:	fa43 f902 	asr.w	r9, r3, r2
 800b912:	f1b9 0f00 	cmp.w	r9, #0
 800b916:	dd64      	ble.n	800b9e2 <__kernel_rem_pio2+0x26a>
 800b918:	9b02      	ldr	r3, [sp, #8]
 800b91a:	2200      	movs	r2, #0
 800b91c:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800b920:	3301      	adds	r3, #1
 800b922:	4615      	mov	r5, r2
 800b924:	9302      	str	r3, [sp, #8]
 800b926:	4590      	cmp	r8, r2
 800b928:	f300 80a1 	bgt.w	800ba6e <__kernel_rem_pio2+0x2f6>
 800b92c:	f1bb 0f00 	cmp.w	fp, #0
 800b930:	dd07      	ble.n	800b942 <__kernel_rem_pio2+0x1ca>
 800b932:	f1bb 0f01 	cmp.w	fp, #1
 800b936:	f000 80c1 	beq.w	800babc <__kernel_rem_pio2+0x344>
 800b93a:	f1bb 0f02 	cmp.w	fp, #2
 800b93e:	f000 80c8 	beq.w	800bad2 <__kernel_rem_pio2+0x35a>
 800b942:	f1b9 0f02 	cmp.w	r9, #2
 800b946:	d14c      	bne.n	800b9e2 <__kernel_rem_pio2+0x26a>
 800b948:	4632      	mov	r2, r6
 800b94a:	463b      	mov	r3, r7
 800b94c:	2000      	movs	r0, #0
 800b94e:	4956      	ldr	r1, [pc, #344]	@ (800baa8 <__kernel_rem_pio2+0x330>)
 800b950:	f7f4 fc7e 	bl	8000250 <__aeabi_dsub>
 800b954:	4606      	mov	r6, r0
 800b956:	460f      	mov	r7, r1
 800b958:	2d00      	cmp	r5, #0
 800b95a:	d042      	beq.n	800b9e2 <__kernel_rem_pio2+0x26a>
 800b95c:	4658      	mov	r0, fp
 800b95e:	ed9f 0b4e 	vldr	d0, [pc, #312]	@ 800ba98 <__kernel_rem_pio2+0x320>
 800b962:	f000 fa59 	bl	800be18 <scalbn>
 800b966:	4630      	mov	r0, r6
 800b968:	4639      	mov	r1, r7
 800b96a:	ec53 2b10 	vmov	r2, r3, d0
 800b96e:	f7f4 fc6f 	bl	8000250 <__aeabi_dsub>
 800b972:	4606      	mov	r6, r0
 800b974:	460f      	mov	r7, r1
 800b976:	e034      	b.n	800b9e2 <__kernel_rem_pio2+0x26a>
 800b978:	2200      	movs	r2, #0
 800b97a:	4b4c      	ldr	r3, [pc, #304]	@ (800baac <__kernel_rem_pio2+0x334>)
 800b97c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b980:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b984:	f7f4 fe1c 	bl	80005c0 <__aeabi_dmul>
 800b988:	f7f5 f8ca 	bl	8000b20 <__aeabi_d2iz>
 800b98c:	f7f4 fdae 	bl	80004ec <__aeabi_i2d>
 800b990:	2200      	movs	r2, #0
 800b992:	4b47      	ldr	r3, [pc, #284]	@ (800bab0 <__kernel_rem_pio2+0x338>)
 800b994:	4606      	mov	r6, r0
 800b996:	460f      	mov	r7, r1
 800b998:	f7f4 fe12 	bl	80005c0 <__aeabi_dmul>
 800b99c:	4602      	mov	r2, r0
 800b99e:	460b      	mov	r3, r1
 800b9a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9a4:	f7f4 fc54 	bl	8000250 <__aeabi_dsub>
 800b9a8:	f7f5 f8ba 	bl	8000b20 <__aeabi_d2iz>
 800b9ac:	4639      	mov	r1, r7
 800b9ae:	f849 0b04 	str.w	r0, [r9], #4
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b9b8:	f7f4 fc4c 	bl	8000254 <__adddf3>
 800b9bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9c0:	e75f      	b.n	800b882 <__kernel_rem_pio2+0x10a>
 800b9c2:	d107      	bne.n	800b9d4 <__kernel_rem_pio2+0x25c>
 800b9c4:	f108 33ff 	add.w	r3, r8, #4294967295
 800b9c8:	aa0c      	add	r2, sp, #48	@ 0x30
 800b9ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9ce:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800b9d2:	e79e      	b.n	800b912 <__kernel_rem_pio2+0x19a>
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	4b37      	ldr	r3, [pc, #220]	@ (800bab4 <__kernel_rem_pio2+0x33c>)
 800b9d8:	f7f5 f878 	bl	8000acc <__aeabi_dcmpge>
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	d143      	bne.n	800ba68 <__kernel_rem_pio2+0x2f0>
 800b9e0:	4681      	mov	r9, r0
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	4630      	mov	r0, r6
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	f7f5 f851 	bl	8000a90 <__aeabi_dcmpeq>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	f000 80c1 	beq.w	800bb76 <__kernel_rem_pio2+0x3fe>
 800b9f4:	f108 33ff 	add.w	r3, r8, #4294967295
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	9900      	ldr	r1, [sp, #0]
 800b9fc:	428b      	cmp	r3, r1
 800b9fe:	da70      	bge.n	800bae2 <__kernel_rem_pio2+0x36a>
 800ba00:	2a00      	cmp	r2, #0
 800ba02:	f000 808b 	beq.w	800bb1c <__kernel_rem_pio2+0x3a4>
 800ba06:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba0a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ba0c:	f1ab 0b18 	sub.w	fp, fp, #24
 800ba10:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d0f6      	beq.n	800ba06 <__kernel_rem_pio2+0x28e>
 800ba18:	4658      	mov	r0, fp
 800ba1a:	4646      	mov	r6, r8
 800ba1c:	f04f 0a00 	mov.w	sl, #0
 800ba20:	f8df b088 	ldr.w	fp, [pc, #136]	@ 800baac <__kernel_rem_pio2+0x334>
 800ba24:	ed9f 0b1c 	vldr	d0, [pc, #112]	@ 800ba98 <__kernel_rem_pio2+0x320>
 800ba28:	f000 f9f6 	bl	800be18 <scalbn>
 800ba2c:	f108 0301 	add.w	r3, r8, #1
 800ba30:	00da      	lsls	r2, r3, #3
 800ba32:	9205      	str	r2, [sp, #20]
 800ba34:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ba36:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ba3a:	ec55 4b10 	vmov	r4, r5, d0
 800ba3e:	2e00      	cmp	r6, #0
 800ba40:	f280 80d1 	bge.w	800bbe6 <__kernel_rem_pio2+0x46e>
 800ba44:	4644      	mov	r4, r8
 800ba46:	2c00      	cmp	r4, #0
 800ba48:	f2c0 80ff 	blt.w	800bc4a <__kernel_rem_pio2+0x4d2>
 800ba4c:	4b1a      	ldr	r3, [pc, #104]	@ (800bab8 <__kernel_rem_pio2+0x340>)
 800ba4e:	f04f 0a00 	mov.w	sl, #0
 800ba52:	f04f 0b00 	mov.w	fp, #0
 800ba56:	2600      	movs	r6, #0
 800ba58:	461f      	mov	r7, r3
 800ba5a:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ba5c:	eba8 0504 	sub.w	r5, r8, r4
 800ba60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ba64:	9306      	str	r3, [sp, #24]
 800ba66:	e0e4      	b.n	800bc32 <__kernel_rem_pio2+0x4ba>
 800ba68:	f04f 0902 	mov.w	r9, #2
 800ba6c:	e754      	b.n	800b918 <__kernel_rem_pio2+0x1a0>
 800ba6e:	f854 3b04 	ldr.w	r3, [r4], #4
 800ba72:	b945      	cbnz	r5, 800ba86 <__kernel_rem_pio2+0x30e>
 800ba74:	b123      	cbz	r3, 800ba80 <__kernel_rem_pio2+0x308>
 800ba76:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ba7a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	3201      	adds	r2, #1
 800ba82:	461d      	mov	r5, r3
 800ba84:	e74f      	b.n	800b926 <__kernel_rem_pio2+0x1ae>
 800ba86:	1acb      	subs	r3, r1, r3
 800ba88:	e7f7      	b.n	800ba7a <__kernel_rem_pio2+0x302>
 800ba8a:	bf00      	nop
 800ba8c:	f3af 8000 	nop.w
	...
 800ba9c:	3ff00000 	.word	0x3ff00000
 800baa0:	0800c620 	.word	0x0800c620
 800baa4:	40200000 	.word	0x40200000
 800baa8:	3ff00000 	.word	0x3ff00000
 800baac:	3e700000 	.word	0x3e700000
 800bab0:	41700000 	.word	0x41700000
 800bab4:	3fe00000 	.word	0x3fe00000
 800bab8:	0800c5e0 	.word	0x0800c5e0
 800babc:	f108 32ff 	add.w	r2, r8, #4294967295
 800bac0:	ab0c      	add	r3, sp, #48	@ 0x30
 800bac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bac6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800baca:	a90c      	add	r1, sp, #48	@ 0x30
 800bacc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bad0:	e737      	b.n	800b942 <__kernel_rem_pio2+0x1ca>
 800bad2:	f108 32ff 	add.w	r2, r8, #4294967295
 800bad6:	ab0c      	add	r3, sp, #48	@ 0x30
 800bad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800badc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bae0:	e7f3      	b.n	800baca <__kernel_rem_pio2+0x352>
 800bae2:	a90c      	add	r1, sp, #48	@ 0x30
 800bae4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bae8:	3b01      	subs	r3, #1
 800baea:	430a      	orrs	r2, r1
 800baec:	e785      	b.n	800b9fa <__kernel_rem_pio2+0x282>
 800baee:	3401      	adds	r4, #1
 800baf0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800baf4:	2a00      	cmp	r2, #0
 800baf6:	d0fa      	beq.n	800baee <__kernel_rem_pio2+0x376>
 800baf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bafa:	aa20      	add	r2, sp, #128	@ 0x80
 800bafc:	f108 0701 	add.w	r7, r8, #1
 800bb00:	4444      	add	r4, r8
 800bb02:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bb06:	eb0d 0503 	add.w	r5, sp, r3
 800bb0a:	9b06      	ldr	r3, [sp, #24]
 800bb0c:	4443      	add	r3, r8
 800bb0e:	3d98      	subs	r5, #152	@ 0x98
 800bb10:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800bb14:	42bc      	cmp	r4, r7
 800bb16:	da04      	bge.n	800bb22 <__kernel_rem_pio2+0x3aa>
 800bb18:	46a0      	mov	r8, r4
 800bb1a:	e6a2      	b.n	800b862 <__kernel_rem_pio2+0xea>
 800bb1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb1e:	2401      	movs	r4, #1
 800bb20:	e7e6      	b.n	800baf0 <__kernel_rem_pio2+0x378>
 800bb22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb24:	f04f 0800 	mov.w	r8, #0
 800bb28:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800bb2c:	f7f4 fcde 	bl	80004ec <__aeabi_i2d>
 800bb30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb34:	ed9f 7bb4 	vldr	d7, [pc, #720]	@ 800be08 <__kernel_rem_pio2+0x690>
 800bb38:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bb3c:	46b2      	mov	sl, r6
 800bb3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bb42:	9b05      	ldr	r3, [sp, #20]
 800bb44:	4598      	cmp	r8, r3
 800bb46:	dd05      	ble.n	800bb54 <__kernel_rem_pio2+0x3dc>
 800bb48:	3701      	adds	r7, #1
 800bb4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bb4e:	eca5 7b02 	vstmia	r5!, {d7}
 800bb52:	e7df      	b.n	800bb14 <__kernel_rem_pio2+0x39c>
 800bb54:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800bb58:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bb5c:	f7f4 fd30 	bl	80005c0 <__aeabi_dmul>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	f108 0801 	add.w	r8, r8, #1
 800bb68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb6c:	f7f4 fb72 	bl	8000254 <__adddf3>
 800bb70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb74:	e7e5      	b.n	800bb42 <__kernel_rem_pio2+0x3ca>
 800bb76:	f1cb 0000 	rsb	r0, fp, #0
 800bb7a:	ec47 6b10 	vmov	d0, r6, r7
 800bb7e:	f000 f94b 	bl	800be18 <scalbn>
 800bb82:	2200      	movs	r2, #0
 800bb84:	4ba2      	ldr	r3, [pc, #648]	@ (800be10 <__kernel_rem_pio2+0x698>)
 800bb86:	ec55 4b10 	vmov	r4, r5, d0
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	f7f4 ff9d 	bl	8000acc <__aeabi_dcmpge>
 800bb92:	b300      	cbz	r0, 800bbd6 <__kernel_rem_pio2+0x45e>
 800bb94:	2200      	movs	r2, #0
 800bb96:	4b9f      	ldr	r3, [pc, #636]	@ (800be14 <__kernel_rem_pio2+0x69c>)
 800bb98:	4620      	mov	r0, r4
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	f7f4 fd10 	bl	80005c0 <__aeabi_dmul>
 800bba0:	f10b 0b18 	add.w	fp, fp, #24
 800bba4:	f7f4 ffbc 	bl	8000b20 <__aeabi_d2iz>
 800bba8:	4606      	mov	r6, r0
 800bbaa:	f7f4 fc9f 	bl	80004ec <__aeabi_i2d>
 800bbae:	2200      	movs	r2, #0
 800bbb0:	4b97      	ldr	r3, [pc, #604]	@ (800be10 <__kernel_rem_pio2+0x698>)
 800bbb2:	f7f4 fd05 	bl	80005c0 <__aeabi_dmul>
 800bbb6:	460b      	mov	r3, r1
 800bbb8:	4602      	mov	r2, r0
 800bbba:	4629      	mov	r1, r5
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f7f4 fb47 	bl	8000250 <__aeabi_dsub>
 800bbc2:	f7f4 ffad 	bl	8000b20 <__aeabi_d2iz>
 800bbc6:	ab0c      	add	r3, sp, #48	@ 0x30
 800bbc8:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800bbcc:	f108 0801 	add.w	r8, r8, #1
 800bbd0:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800bbd4:	e720      	b.n	800ba18 <__kernel_rem_pio2+0x2a0>
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	4629      	mov	r1, r5
 800bbda:	f7f4 ffa1 	bl	8000b20 <__aeabi_d2iz>
 800bbde:	ab0c      	add	r3, sp, #48	@ 0x30
 800bbe0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800bbe4:	e718      	b.n	800ba18 <__kernel_rem_pio2+0x2a0>
 800bbe6:	ab0c      	add	r3, sp, #48	@ 0x30
 800bbe8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bbec:	3e01      	subs	r6, #1
 800bbee:	f7f4 fc7d 	bl	80004ec <__aeabi_i2d>
 800bbf2:	4622      	mov	r2, r4
 800bbf4:	462b      	mov	r3, r5
 800bbf6:	f7f4 fce3 	bl	80005c0 <__aeabi_dmul>
 800bbfa:	4652      	mov	r2, sl
 800bbfc:	465b      	mov	r3, fp
 800bbfe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800bc02:	4620      	mov	r0, r4
 800bc04:	4629      	mov	r1, r5
 800bc06:	f7f4 fcdb 	bl	80005c0 <__aeabi_dmul>
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	460d      	mov	r5, r1
 800bc0e:	e716      	b.n	800ba3e <__kernel_rem_pio2+0x2c6>
 800bc10:	9906      	ldr	r1, [sp, #24]
 800bc12:	3601      	adds	r6, #1
 800bc14:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800bc18:	9106      	str	r1, [sp, #24]
 800bc1a:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800bc1e:	f7f4 fccf 	bl	80005c0 <__aeabi_dmul>
 800bc22:	4602      	mov	r2, r0
 800bc24:	460b      	mov	r3, r1
 800bc26:	4650      	mov	r0, sl
 800bc28:	4659      	mov	r1, fp
 800bc2a:	f7f4 fb13 	bl	8000254 <__adddf3>
 800bc2e:	4682      	mov	sl, r0
 800bc30:	468b      	mov	fp, r1
 800bc32:	9b00      	ldr	r3, [sp, #0]
 800bc34:	429e      	cmp	r6, r3
 800bc36:	dc01      	bgt.n	800bc3c <__kernel_rem_pio2+0x4c4>
 800bc38:	42ae      	cmp	r6, r5
 800bc3a:	dde9      	ble.n	800bc10 <__kernel_rem_pio2+0x498>
 800bc3c:	ab48      	add	r3, sp, #288	@ 0x120
 800bc3e:	3c01      	subs	r4, #1
 800bc40:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800bc44:	e9c5 ab00 	strd	sl, fp, [r5]
 800bc48:	e6fd      	b.n	800ba46 <__kernel_rem_pio2+0x2ce>
 800bc4a:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800bc4c:	2b02      	cmp	r3, #2
 800bc4e:	dc0b      	bgt.n	800bc68 <__kernel_rem_pio2+0x4f0>
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	dc35      	bgt.n	800bcc0 <__kernel_rem_pio2+0x548>
 800bc54:	d059      	beq.n	800bd0a <__kernel_rem_pio2+0x592>
 800bc56:	9b02      	ldr	r3, [sp, #8]
 800bc58:	f003 0007 	and.w	r0, r3, #7
 800bc5c:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800bc60:	ecbd 8b02 	vpop	{d8}
 800bc64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc68:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800bc6a:	2b03      	cmp	r3, #3
 800bc6c:	d1f3      	bne.n	800bc56 <__kernel_rem_pio2+0x4de>
 800bc6e:	9b05      	ldr	r3, [sp, #20]
 800bc70:	46c2      	mov	sl, r8
 800bc72:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bc76:	eb0d 0403 	add.w	r4, sp, r3
 800bc7a:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800bc7e:	4625      	mov	r5, r4
 800bc80:	f1ba 0f00 	cmp.w	sl, #0
 800bc84:	dc69      	bgt.n	800bd5a <__kernel_rem_pio2+0x5e2>
 800bc86:	4645      	mov	r5, r8
 800bc88:	2d01      	cmp	r5, #1
 800bc8a:	f300 8087 	bgt.w	800bd9c <__kernel_rem_pio2+0x624>
 800bc8e:	9c05      	ldr	r4, [sp, #20]
 800bc90:	ab48      	add	r3, sp, #288	@ 0x120
 800bc92:	2000      	movs	r0, #0
 800bc94:	2100      	movs	r1, #0
 800bc96:	441c      	add	r4, r3
 800bc98:	f1b8 0f01 	cmp.w	r8, #1
 800bc9c:	f300 809c 	bgt.w	800bdd8 <__kernel_rem_pio2+0x660>
 800bca0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800bca4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800bca8:	f1b9 0f00 	cmp.w	r9, #0
 800bcac:	f040 809b 	bne.w	800bde6 <__kernel_rem_pio2+0x66e>
 800bcb0:	9b04      	ldr	r3, [sp, #16]
 800bcb2:	e9c3 5600 	strd	r5, r6, [r3]
 800bcb6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800bcba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800bcbe:	e7ca      	b.n	800bc56 <__kernel_rem_pio2+0x4de>
 800bcc0:	9d05      	ldr	r5, [sp, #20]
 800bcc2:	ab48      	add	r3, sp, #288	@ 0x120
 800bcc4:	4644      	mov	r4, r8
 800bcc6:	2000      	movs	r0, #0
 800bcc8:	441d      	add	r5, r3
 800bcca:	2100      	movs	r1, #0
 800bccc:	2c00      	cmp	r4, #0
 800bcce:	da35      	bge.n	800bd3c <__kernel_rem_pio2+0x5c4>
 800bcd0:	f1b9 0f00 	cmp.w	r9, #0
 800bcd4:	d038      	beq.n	800bd48 <__kernel_rem_pio2+0x5d0>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bcdc:	9c04      	ldr	r4, [sp, #16]
 800bcde:	ad4a      	add	r5, sp, #296	@ 0x128
 800bce0:	e9c4 2300 	strd	r2, r3, [r4]
 800bce4:	2401      	movs	r4, #1
 800bce6:	4602      	mov	r2, r0
 800bce8:	460b      	mov	r3, r1
 800bcea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800bcee:	f7f4 faaf 	bl	8000250 <__aeabi_dsub>
 800bcf2:	45a0      	cmp	r8, r4
 800bcf4:	da2b      	bge.n	800bd4e <__kernel_rem_pio2+0x5d6>
 800bcf6:	f1b9 0f00 	cmp.w	r9, #0
 800bcfa:	d002      	beq.n	800bd02 <__kernel_rem_pio2+0x58a>
 800bcfc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bd00:	4619      	mov	r1, r3
 800bd02:	9b04      	ldr	r3, [sp, #16]
 800bd04:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800bd08:	e7a5      	b.n	800bc56 <__kernel_rem_pio2+0x4de>
 800bd0a:	9c05      	ldr	r4, [sp, #20]
 800bd0c:	ab48      	add	r3, sp, #288	@ 0x120
 800bd0e:	2000      	movs	r0, #0
 800bd10:	2100      	movs	r1, #0
 800bd12:	441c      	add	r4, r3
 800bd14:	f1b8 0f00 	cmp.w	r8, #0
 800bd18:	da09      	bge.n	800bd2e <__kernel_rem_pio2+0x5b6>
 800bd1a:	f1b9 0f00 	cmp.w	r9, #0
 800bd1e:	d002      	beq.n	800bd26 <__kernel_rem_pio2+0x5ae>
 800bd20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bd24:	4619      	mov	r1, r3
 800bd26:	9b04      	ldr	r3, [sp, #16]
 800bd28:	e9c3 0100 	strd	r0, r1, [r3]
 800bd2c:	e793      	b.n	800bc56 <__kernel_rem_pio2+0x4de>
 800bd2e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bd32:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd36:	f7f4 fa8d 	bl	8000254 <__adddf3>
 800bd3a:	e7eb      	b.n	800bd14 <__kernel_rem_pio2+0x59c>
 800bd3c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800bd40:	3c01      	subs	r4, #1
 800bd42:	f7f4 fa87 	bl	8000254 <__adddf3>
 800bd46:	e7c1      	b.n	800bccc <__kernel_rem_pio2+0x554>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	460b      	mov	r3, r1
 800bd4c:	e7c6      	b.n	800bcdc <__kernel_rem_pio2+0x564>
 800bd4e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800bd52:	3401      	adds	r4, #1
 800bd54:	f7f4 fa7e 	bl	8000254 <__adddf3>
 800bd58:	e7cb      	b.n	800bcf2 <__kernel_rem_pio2+0x57a>
 800bd5a:	ed35 7b02 	vldmdb	r5!, {d7}
 800bd5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd62:	ed8d 7b00 	vstr	d7, [sp]
 800bd66:	ed95 7b02 	vldr	d7, [r5, #8]
 800bd6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd6e:	ec53 2b17 	vmov	r2, r3, d7
 800bd72:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bd76:	f7f4 fa6d 	bl	8000254 <__adddf3>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	460b      	mov	r3, r1
 800bd7e:	4606      	mov	r6, r0
 800bd80:	460f      	mov	r7, r1
 800bd82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd86:	f7f4 fa63 	bl	8000250 <__aeabi_dsub>
 800bd8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd8e:	f7f4 fa61 	bl	8000254 <__adddf3>
 800bd92:	e9c5 6700 	strd	r6, r7, [r5]
 800bd96:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800bd9a:	e771      	b.n	800bc80 <__kernel_rem_pio2+0x508>
 800bd9c:	ed34 7b02 	vldmdb	r4!, {d7}
 800bda0:	3d01      	subs	r5, #1
 800bda2:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800bda6:	ec51 0b17 	vmov	r0, r1, d7
 800bdaa:	4652      	mov	r2, sl
 800bdac:	465b      	mov	r3, fp
 800bdae:	ed8d 7b00 	vstr	d7, [sp]
 800bdb2:	f7f4 fa4f 	bl	8000254 <__adddf3>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	460b      	mov	r3, r1
 800bdba:	4606      	mov	r6, r0
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdc2:	f7f4 fa45 	bl	8000250 <__aeabi_dsub>
 800bdc6:	4652      	mov	r2, sl
 800bdc8:	465b      	mov	r3, fp
 800bdca:	f7f4 fa43 	bl	8000254 <__adddf3>
 800bdce:	e9c4 6700 	strd	r6, r7, [r4]
 800bdd2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bdd6:	e757      	b.n	800bc88 <__kernel_rem_pio2+0x510>
 800bdd8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bddc:	f108 38ff 	add.w	r8, r8, #4294967295
 800bde0:	f7f4 fa38 	bl	8000254 <__adddf3>
 800bde4:	e758      	b.n	800bc98 <__kernel_rem_pio2+0x520>
 800bde6:	9b04      	ldr	r3, [sp, #16]
 800bde8:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800bdec:	9a04      	ldr	r2, [sp, #16]
 800bdee:	601d      	str	r5, [r3, #0]
 800bdf0:	605c      	str	r4, [r3, #4]
 800bdf2:	609f      	str	r7, [r3, #8]
 800bdf4:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800bdf8:	6110      	str	r0, [r2, #16]
 800bdfa:	60d3      	str	r3, [r2, #12]
 800bdfc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be00:	6153      	str	r3, [r2, #20]
 800be02:	e728      	b.n	800bc56 <__kernel_rem_pio2+0x4de>
 800be04:	f3af 8000 	nop.w
	...
 800be10:	41700000 	.word	0x41700000
 800be14:	3e700000 	.word	0x3e700000

0800be18 <scalbn>:
 800be18:	b570      	push	{r4, r5, r6, lr}
 800be1a:	ec55 4b10 	vmov	r4, r5, d0
 800be1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800be22:	4606      	mov	r6, r0
 800be24:	462b      	mov	r3, r5
 800be26:	b991      	cbnz	r1, 800be4e <scalbn+0x36>
 800be28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800be2c:	4323      	orrs	r3, r4
 800be2e:	d03b      	beq.n	800bea8 <scalbn+0x90>
 800be30:	4b33      	ldr	r3, [pc, #204]	@ (800bf00 <scalbn+0xe8>)
 800be32:	4620      	mov	r0, r4
 800be34:	4629      	mov	r1, r5
 800be36:	2200      	movs	r2, #0
 800be38:	f7f4 fbc2 	bl	80005c0 <__aeabi_dmul>
 800be3c:	4b31      	ldr	r3, [pc, #196]	@ (800bf04 <scalbn+0xec>)
 800be3e:	4604      	mov	r4, r0
 800be40:	460d      	mov	r5, r1
 800be42:	429e      	cmp	r6, r3
 800be44:	da0f      	bge.n	800be66 <scalbn+0x4e>
 800be46:	a326      	add	r3, pc, #152	@ (adr r3, 800bee0 <scalbn+0xc8>)
 800be48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4c:	e01e      	b.n	800be8c <scalbn+0x74>
 800be4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800be52:	4291      	cmp	r1, r2
 800be54:	d10b      	bne.n	800be6e <scalbn+0x56>
 800be56:	4622      	mov	r2, r4
 800be58:	4620      	mov	r0, r4
 800be5a:	4629      	mov	r1, r5
 800be5c:	f7f4 f9fa 	bl	8000254 <__adddf3>
 800be60:	4604      	mov	r4, r0
 800be62:	460d      	mov	r5, r1
 800be64:	e020      	b.n	800bea8 <scalbn+0x90>
 800be66:	460b      	mov	r3, r1
 800be68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800be6c:	3936      	subs	r1, #54	@ 0x36
 800be6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800be72:	4296      	cmp	r6, r2
 800be74:	dd0d      	ble.n	800be92 <scalbn+0x7a>
 800be76:	2d00      	cmp	r5, #0
 800be78:	a11b      	add	r1, pc, #108	@ (adr r1, 800bee8 <scalbn+0xd0>)
 800be7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be7e:	da02      	bge.n	800be86 <scalbn+0x6e>
 800be80:	a11b      	add	r1, pc, #108	@ (adr r1, 800bef0 <scalbn+0xd8>)
 800be82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be86:	a318      	add	r3, pc, #96	@ (adr r3, 800bee8 <scalbn+0xd0>)
 800be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8c:	f7f4 fb98 	bl	80005c0 <__aeabi_dmul>
 800be90:	e7e6      	b.n	800be60 <scalbn+0x48>
 800be92:	1872      	adds	r2, r6, r1
 800be94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800be98:	428a      	cmp	r2, r1
 800be9a:	dcec      	bgt.n	800be76 <scalbn+0x5e>
 800be9c:	2a00      	cmp	r2, #0
 800be9e:	dd06      	ble.n	800beae <scalbn+0x96>
 800bea0:	f36f 531e 	bfc	r3, #20, #11
 800bea4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bea8:	ec45 4b10 	vmov	d0, r4, r5
 800beac:	bd70      	pop	{r4, r5, r6, pc}
 800beae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800beb2:	da08      	bge.n	800bec6 <scalbn+0xae>
 800beb4:	2d00      	cmp	r5, #0
 800beb6:	a10a      	add	r1, pc, #40	@ (adr r1, 800bee0 <scalbn+0xc8>)
 800beb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bebc:	dac3      	bge.n	800be46 <scalbn+0x2e>
 800bebe:	a10e      	add	r1, pc, #56	@ (adr r1, 800bef8 <scalbn+0xe0>)
 800bec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bec4:	e7bf      	b.n	800be46 <scalbn+0x2e>
 800bec6:	3236      	adds	r2, #54	@ 0x36
 800bec8:	f36f 531e 	bfc	r3, #20, #11
 800becc:	4620      	mov	r0, r4
 800bece:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bed2:	2200      	movs	r2, #0
 800bed4:	4b0c      	ldr	r3, [pc, #48]	@ (800bf08 <scalbn+0xf0>)
 800bed6:	4629      	mov	r1, r5
 800bed8:	e7d8      	b.n	800be8c <scalbn+0x74>
 800beda:	bf00      	nop
 800bedc:	f3af 8000 	nop.w
 800bee0:	c2f8f359 	.word	0xc2f8f359
 800bee4:	01a56e1f 	.word	0x01a56e1f
 800bee8:	8800759c 	.word	0x8800759c
 800beec:	7e37e43c 	.word	0x7e37e43c
 800bef0:	8800759c 	.word	0x8800759c
 800bef4:	fe37e43c 	.word	0xfe37e43c
 800bef8:	c2f8f359 	.word	0xc2f8f359
 800befc:	81a56e1f 	.word	0x81a56e1f
 800bf00:	43500000 	.word	0x43500000
 800bf04:	ffff3cb0 	.word	0xffff3cb0
 800bf08:	3c900000 	.word	0x3c900000
 800bf0c:	00000000 	.word	0x00000000

0800bf10 <floor>:
 800bf10:	ec51 0b10 	vmov	r0, r1, d0
 800bf14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf1c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800bf20:	460c      	mov	r4, r1
 800bf22:	4605      	mov	r5, r0
 800bf24:	4680      	mov	r8, r0
 800bf26:	2e13      	cmp	r6, #19
 800bf28:	dc35      	bgt.n	800bf96 <floor+0x86>
 800bf2a:	2e00      	cmp	r6, #0
 800bf2c:	da17      	bge.n	800bf5e <floor+0x4e>
 800bf2e:	a334      	add	r3, pc, #208	@ (adr r3, 800c000 <floor+0xf0>)
 800bf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf34:	f7f4 f98e 	bl	8000254 <__adddf3>
 800bf38:	2200      	movs	r2, #0
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	f7f4 fdd0 	bl	8000ae0 <__aeabi_dcmpgt>
 800bf40:	b150      	cbz	r0, 800bf58 <floor+0x48>
 800bf42:	2c00      	cmp	r4, #0
 800bf44:	da56      	bge.n	800bff4 <floor+0xe4>
 800bf46:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800bf4a:	432c      	orrs	r4, r5
 800bf4c:	2500      	movs	r5, #0
 800bf4e:	42ac      	cmp	r4, r5
 800bf50:	4c2d      	ldr	r4, [pc, #180]	@ (800c008 <floor+0xf8>)
 800bf52:	bf08      	it	eq
 800bf54:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800bf58:	4621      	mov	r1, r4
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	e024      	b.n	800bfa8 <floor+0x98>
 800bf5e:	4f2b      	ldr	r7, [pc, #172]	@ (800c00c <floor+0xfc>)
 800bf60:	4137      	asrs	r7, r6
 800bf62:	ea01 0307 	and.w	r3, r1, r7
 800bf66:	4303      	orrs	r3, r0
 800bf68:	d01e      	beq.n	800bfa8 <floor+0x98>
 800bf6a:	a325      	add	r3, pc, #148	@ (adr r3, 800c000 <floor+0xf0>)
 800bf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf70:	f7f4 f970 	bl	8000254 <__adddf3>
 800bf74:	2200      	movs	r2, #0
 800bf76:	2300      	movs	r3, #0
 800bf78:	f7f4 fdb2 	bl	8000ae0 <__aeabi_dcmpgt>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d0eb      	beq.n	800bf58 <floor+0x48>
 800bf80:	2c00      	cmp	r4, #0
 800bf82:	f04f 0500 	mov.w	r5, #0
 800bf86:	bfbe      	ittt	lt
 800bf88:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800bf8c:	4133      	asrlt	r3, r6
 800bf8e:	18e4      	addlt	r4, r4, r3
 800bf90:	ea24 0407 	bic.w	r4, r4, r7
 800bf94:	e7e0      	b.n	800bf58 <floor+0x48>
 800bf96:	2e33      	cmp	r6, #51	@ 0x33
 800bf98:	dd0a      	ble.n	800bfb0 <floor+0xa0>
 800bf9a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800bf9e:	d103      	bne.n	800bfa8 <floor+0x98>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	f7f4 f956 	bl	8000254 <__adddf3>
 800bfa8:	ec41 0b10 	vmov	d0, r0, r1
 800bfac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfb0:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800bfb4:	f04f 37ff 	mov.w	r7, #4294967295
 800bfb8:	40df      	lsrs	r7, r3
 800bfba:	4207      	tst	r7, r0
 800bfbc:	d0f4      	beq.n	800bfa8 <floor+0x98>
 800bfbe:	a310      	add	r3, pc, #64	@ (adr r3, 800c000 <floor+0xf0>)
 800bfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc4:	f7f4 f946 	bl	8000254 <__adddf3>
 800bfc8:	2200      	movs	r2, #0
 800bfca:	2300      	movs	r3, #0
 800bfcc:	f7f4 fd88 	bl	8000ae0 <__aeabi_dcmpgt>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	d0c1      	beq.n	800bf58 <floor+0x48>
 800bfd4:	2c00      	cmp	r4, #0
 800bfd6:	da0a      	bge.n	800bfee <floor+0xde>
 800bfd8:	2e14      	cmp	r6, #20
 800bfda:	d101      	bne.n	800bfe0 <floor+0xd0>
 800bfdc:	3401      	adds	r4, #1
 800bfde:	e006      	b.n	800bfee <floor+0xde>
 800bfe0:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	40b3      	lsls	r3, r6
 800bfe8:	441d      	add	r5, r3
 800bfea:	4545      	cmp	r5, r8
 800bfec:	d3f6      	bcc.n	800bfdc <floor+0xcc>
 800bfee:	ea25 0507 	bic.w	r5, r5, r7
 800bff2:	e7b1      	b.n	800bf58 <floor+0x48>
 800bff4:	2500      	movs	r5, #0
 800bff6:	462c      	mov	r4, r5
 800bff8:	e7ae      	b.n	800bf58 <floor+0x48>
 800bffa:	bf00      	nop
 800bffc:	f3af 8000 	nop.w
 800c000:	8800759c 	.word	0x8800759c
 800c004:	7e37e43c 	.word	0x7e37e43c
 800c008:	bff00000 	.word	0xbff00000
 800c00c:	000fffff 	.word	0x000fffff

0800c010 <_init>:
 800c010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c012:	bf00      	nop
 800c014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c016:	bc08      	pop	{r3}
 800c018:	469e      	mov	lr, r3
 800c01a:	4770      	bx	lr

0800c01c <_fini>:
 800c01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01e:	bf00      	nop
 800c020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c022:	bc08      	pop	{r3}
 800c024:	469e      	mov	lr, r3
 800c026:	4770      	bx	lr
