module sr_flip_flop(
    input wire S,  // Set input
    input wire R,  // Reset input
    input wire CLK, // Clock input
    output wire Q, // Output
    output wire Qn // Complementary output
);

reg Q_reg, Qn_reg;

always @(posedge CLK) begin
    if (R == 1'b1) begin
        Q_reg <= 1'b0;
        Qn_reg <= 1'b1;
    end else if (S == 1'b1) begin
        Q_reg <= 1'b1;
        Qn_reg <= 1'b0;
    end else begin
        Q_reg <= Q_reg;
        Qn_reg <= Qn_reg;
    end
end

assign Q = Q_reg;
assign Qn = Qn_reg;

endmodule
