
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>X86-32 ILI Definitions &#8212; Flang 1.0 documentation</title>
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../_static/haiku.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Appendix VII - Intrinsics &amp; Generics" href="symini.html" />
    <link rel="prev" title="Appendix IV - ILM Definitions" href="ilmtp.html" /> 
  </head><body>
      <div class="header" role="banner"><h1 class="heading"><a href="../index.html">
          <span>Flang 1.0 documentation</span></a></h1>
        <h2 class="heading"><span>X86-32 ILI Definitions</span></h2>
      </div>
      <div class="topnav" role="navigation" aria-label="top navigation">
      
        <p>
        «&#160;&#160;<a href="ilmtp.html">Appendix IV - ILM Definitions</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="../index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="symini.html">Appendix VII - Intrinsics &amp; Generics</a>&#160;&#160;»
        </p>

      </div>
      <div class="content" role="main">
        
        
  <div class="section" id="x86-32-ili-definitions">
<h1>X86-32 ILI Definitions<a class="headerlink" href="#x86-32-ili-definitions" title="Permalink to this headline">¶</a></h1>
<div class="section" id="key-to-ili-template-listing">
<h2>Key to ILI Template Listing<a class="headerlink" href="#key-to-ili-template-listing" title="Permalink to this headline">¶</a></h2>
<p><em>ILI Operand Types:</em></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>irlnk
</pre></div>
</div>
<p>link to previous ili with result type ir.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>splnk
</pre></div>
</div>
<p>link to previous ili with result type sp.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>dplnk
</pre></div>
</div>
<p>link to previous ili with result type dp.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>arlnk
</pre></div>
</div>
<p>link to previous ili with result type ar.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>krlnk
</pre></div>
</div>
<p>link to previous ili with result type kr.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>qplnk
</pre></div>
</div>
<p>link to previous ili with result type qp.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cslnk
</pre></div>
</div>
<p>link to previous ili with result type cs.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cdlnk
</pre></div>
</div>
<p>link to previous ili with result type cd.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cqlnk
</pre></div>
</div>
<p>link to previous ili with result type cq.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>128lnk
</pre></div>
</div>
<p>link to previous ili with result type 128.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>256lnk
</pre></div>
</div>
<p>link to previous ili with result type 256.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>512lnk
</pre></div>
</div>
<p>link to previous ili with result type 512.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>x87lnk
</pre></div>
</div>
<p>link to previous ili with result type x87.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cx87lnk
</pre></div>
</div>
<p>link to previous ili with result type cx87.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>lnk
</pre></div>
</div>
<p>link to previous ili with result type lnk.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ir
</pre></div>
</div>
<p>integer register number (for x86-32, one of the general purpose registers).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>sp
</pre></div>
</div>
<p>floating-point register number.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>dp
</pre></div>
</div>
<p>double-precision register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>kr
</pre></div>
</div>
<p>pair of 32 bit integer registers.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cs
</pre></div>
</div>
<p>single(4+4 bytes) precision complex register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cd
</pre></div>
</div>
<p>double(8+8 bytes) precision complex register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cq
</pre></div>
</div>
<p>16x2 bytes complex register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>qp
</pre></div>
</div>
<p>16x2 bytes register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>128
</pre></div>
</div>
<p>128 bits register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>256
</pre></div>
</div>
<p>256 bits register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>512
</pre></div>
</div>
<p>512 bits register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>x87
</pre></div>
</div>
<p>x87 register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>cx87
</pre></div>
</div>
<p>cx87 register.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ar
</pre></div>
</div>
<p>Address register (for x86-32, one of the general purpose registers).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>stc
</pre></div>
</div>
<p>16 bit constant.  May be interpreted as either signed or unsigned depending
on the machine instruction operand which uses it.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>nme
</pre></div>
</div>
<p>pointer to names table entry for a load or store.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>sym
</pre></div>
</div>
<p>symbol table pointer.</p>
<p><em>ILI Types (1st attribute of each ILI):</em></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">arth</span></code></dt><dd><p>arithmetic operation.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">branch</span></code></dt><dd><p>branch operation.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">cons</span></code></dt><dd><p>constant.</p>
</dd>
</dl>
<p><code class="docutils literal notranslate"><span class="pre">load</span></code></p>
<p><code class="docutils literal notranslate"><span class="pre">store</span></code></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">define</span></code></dt><dd><p>register define.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">proc</span></code></dt><dd><p>function call.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">move</span></code></dt><dd><p>register move.</p>
</dd>
</dl>
<p><code class="docutils literal notranslate"><span class="pre">other</span></code></p>
<p><em>Commutivity attribute (2nd attribute of each ILI):</em>
.CM comm
Commutative operation.
.CM null
Not commutative.</p>
<p><em>ILI result type (3rd attribute of each ILI):</em>
.RT lnk
no result, but ili is pointed-to by link.
.RT ir
result goes into an integer register.
.RT sp
result goes into a floating-point register.
.RT dp
double-precision floating-point.
.RT ar
address register result.
.RT trm
this ili does not produce a value and cannot be pointed to by any
link operand of another ili.</p>
<p><em>Other ILI Attributes:</em>
.IA dom
specifies that this ili is a dominator ili.
.IA cse
specifies that this ili is a candidate for constant subexpression elimination.
An ili is not allowed to have both the cse and the dom attributes.
.IA ssenme
indicates that this is an sse operation with operand 1 an arlnk field and
operand 3 a nme field.</p>
</div>
<div class="section" id="ili-definitions">
<h2>ILI Definitions<a class="headerlink" href="#ili-definitions" title="Permalink to this headline">¶</a></h2>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">ICON</span></code></dt><dd><p>32-bit integer constant.
The value is pulled from the CONVAL2 field of sym.</p>
<p><em>Attributes</em>: cons null ir cse
.CG move “mov” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ACON</span></code></dt><dd><p>Load address constant into address register.
‘sym’ must be a symtab ptr to an address constant.</p>
<p><em>Attributes</em>: cons null ar cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ACON_PIC_EXTRN</span></code></dt><dd><p>Address constant used for PIC generation.  It represents the load
of the address of an external variable from the GOT table.
‘sym’ is the symbol table pointer for the external variable, NOT
an address constant symbol.</p>
<p><em>Attributes</em>: cons null ar cse
.CG CGonly “mov” ‘l’ asm_special</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ACON_STATIC</strong> sym    <em>Type</em>: <em>sym</em></p>
<p>Represents the address of a static or external variable, with optional
32-bit signed integer offset.  The first sym points to a static or external
variable, or a label, and the second to a symbol table 32-bit integer constant.</p>
<p><em>Attributes</em>: cons null ar cse
.CG CGonly “lea” ‘l’</p>
</li>
<li><p><strong>ACON_AUTO</strong> sym    <em>Type</em>: <em>sym</em></p>
<p>The address of a stack variable, the first sym is a stack variable and the
second is a 32-bit integer constant.</p>
<p><em>Attributes</em>: cons null ar cse
.CG CGonly “lea” ‘l’</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">KCON</span></code></dt><dd><p>64-bit integer constant.  ‘sym’ is a symbol table constant of type
DT_INT or DT_INT8.</p>
<p><em>Attributes</em>: cons null kr cse
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXCON</span></code></dt><dd><p>Single-precision complex constant.</p>
<p><em>Attributes</em>: cons null cs cse
.CG “movsd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXCON</span></code></dt><dd><p>Double-precision complex constant.</p>
<p><em>Attributes</em>: cons null cd cse
.CG “movapd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ACEXT</strong> nme    <em>Type</em>: <em>sym</em></p>
<p>Label address.
‘sym’ is address constant for label symbol.
‘nme’ is zero.</p>
<p><em>Attributes</em>: cons null ar cse
.CG “mov”</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">FCON</span></code></dt><dd><p>Single-precision floating-point constant.</p>
<p><em>Attributes</em>: cons null sp cse
.CG “movss” move</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCON</span></code></dt><dd><p>Double-precision floating-point constant.</p>
<p><em>Attributes</em>: cons null dp cse
.CG “movsd” move</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>LD</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>‘arlnk’ points to an address expression.</p>
<p>‘nme’ points to the names table entry of the variable being referenced.</p>
<p>‘stc’ size modifier of the memory operation - one of the MSZ_ macros
defined in ili.h.
For the code generator, possible values are:</p>
<blockquote>
<div><p>MSZ_SBYTE    signed byte
MSZ_UBYTE    unsigned byte
MSZ_SHWORD   signed half-word
MSZ_UHWORD   unsigned half-word
MSZ_SWORD    signed word (32-bit)
MSZ_UWORD    unsigned word</p>
</div></blockquote>
<p><em>Attributes</em>: load null ir
.CG “mov” move</p>
</li>
<li><p><strong>LDSP</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load single-precision floating value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null sp
.CG “movss” move</p>
</li>
<li><p><strong>LDDP</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load double precision value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null dp
.CG “movsd” move</p>
</li>
<li><p><strong>LDSCMPLX</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load single precision complex value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null cs
.CG “movsd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</li>
<li><p><strong>LDDCMPLX</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load double precision complex value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null cd
.CG “movups” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</li>
<li><p><strong>LDQ</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load m128 value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null dp
.CG “movapd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</li>
<li><p><strong>LDQU</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load unaligned m128 value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null dp
.CG “movupd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</li>
<li><p><strong>LD256</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load m256 value.  ‘stc’ is not used.
Will generate the aligned case for LD256.</p>
<p><em>Attributes</em>: load null dp
.CG “movapd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2)</p>
</li>
<li><p><strong>LD256A</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load aligned m256 value.  ‘stc’ is not used.
Will generate the aligned case for LD256.</p>
<p><em>Attributes</em>: load null dp
.CG notAILI</p>
</li>
<li><p><strong>LD256U</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load unaligned m256 value.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null dp
.CG “movupd” move sse_avx*ld* double fadd fmul fst lat(3)</p>
<p><em>st</em> direct fst lat(2)</p>
<p><em>direct</em> fadd fmul lat(2</p>
</li>
<li><p><strong>LDA</strong> nme    <em>Type</em>: <em>arlnk</em></p>
<p>Load address register from memory location whose address
is represented by op1.
For x86-32 compilers, LDA’s are replaced by LD’s by cgoptim1.</p>
<p><em>Attributes</em>: load null ar
.CG notAILI</p>
</li>
<li><p><strong>LDKR</strong> nme stc    <em>Type</em>: <em>arlnk</em></p>
<p>Load 64 bit integer value into register pair.  ‘stc’ is not used.</p>
<p><em>Attributes</em>: load null kr
.CG notAILI ‘q’</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">INEG</span></code></dt><dd><p>Signed integer32 negate.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith “neg” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UINEG</span></code></dt><dd><p>Unsigned integer32 negate.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby INEG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KNEG</span></code></dt><dd><p>Signed integer64 negate.  (note - don’t allow the memdest optimization)</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UKNEG</span></code></dt><dd><p>Unsigned integer64 negate.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG replaceby KNEG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FNEG</span></code></dt><dd><p>Single-precision floating-point negate.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXNEG</span></code></dt><dd><p>Single-precision complex negate.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXNEG</span></code></dt><dd><p>Double-precision complex negate.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notAILI</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FXOR</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>May be used to implement FNEG operation.  This operation is non-commutative so
we can ensure that a memory operand is not used.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG “xorps” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">DNEG</span></code></dt><dd><p>Double-precision negate.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>SCMPLXXOR</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>This only appears in the LILIs and AILIs, not in shared ILIs.  It is
generated in cgoptim1.c:lili_peephole_opts_2() by transforming
SCMPLXNEG( op1 ) into an SCMPLXXOR LILI in order to negate ‘op1’ by
XORing its sign bits with 1.  This ILI is specified as non-commutative
(i.e. ‘null’, not ‘comm’) for reasons explained in that function.</p>
<p><em>Attributes</em>: arth null cs cse
.CG CGonly “xorps” sse_avx</p>
</li>
<li><p><strong>DCMPLXXOR</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>This only appears in the LILIs and AILIs, not in shared ILIs.  It is
generated in cgoptim1.c:lili_peephole_opts_2() by transforming
DCMPLXNEG( op1 ) into a DCMPLXXOR LILI in order to negate ‘op1’ by
XORing its sign bits with 1.  This ILI is specified as non-commutative
(i.e. ‘null’, not ‘comm’) for reasons explained in that function.</p>
<p><em>Attributes</em>: arth null cd cse
.CG CGonly “xorpd” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXCONJG</span></code></dt><dd><p>Single-precision complex conjugate.</p>
<p><em>Attributes</em>: arth null cs cse
.CG “xorps”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXCONJG</span></code></dt><dd><p>Double-precision complex conjugate.</p>
<p><em>Attributes</em>: arth null cd cse
.CG “xorpd”</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>DXOR</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>May be used to implement DNEG operation.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG “xorpd” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">IABS</span></code></dt><dd><p>Integer absolute value.  Expanded into shift-xor-sub sequence.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KABS</span></code></dt><dd><p>Integer64 absolute value.  Shift-xor-sub AILI sequence is generated.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FABS</span></code></dt><dd><p>Real (single-precision) absolute value.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FAND</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Used to implement FABS operation.  This operation is non-commutative so
we can ensure that a memory operand is not used.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “andps” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">DABS</span></code></dt><dd><p>Double precision absolute value.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>DAND</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Used to implement DABS operation.</p>
<p><em>Attributes</em>: arth null dp cse
.CG CGonly “andpd” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">NOT</span></code></dt><dd><p>32 bit bitwise not.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest “not” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UNOT</span></code></dt><dd><p>Unsigned bitwise negation of 32 bit bitwise not.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby NOT</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KNOT</span></code></dt><dd><p>64 bit bitwise not.</p>
<p><em>Attributes</em>: arth null kr cse
.CG memdest notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UKNOT</span></code></dt><dd><p>64 bit bitwise not.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG replaceby KNOT</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FSQRT</span></code></dt><dd><p>Single-precision floating-point square root.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “sqrtss”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DSQRT</span></code></dt><dd><p>Double-precision square root.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “sqrtsd”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RCPSS</span></code></dt><dd><p>Single-precision approximation to reciprocal.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “rcpss”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RSQRTSS</span></code></dt><dd><p>Single-precision approximation to reciprocal square root.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “rsqrtss”</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>CMPNEQSS</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Used for single-precision square root approximation.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “cmpneqss” sse_avx</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">FNSIN</span></code></dt><dd><p>Utility ili: only referenced by the ‘alt’ field of an FSIN ili;
always points to an FSINCOS ili.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DNSIN</span></code></dt><dd><p>Utility ili: only referenced by the ‘alt’ field of an DSIN ili;
always points to an DSINCOS ili.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FSIN</span></code></dt><dd><p>Single precision floating point sine.  Implemented as a library call (by CG).</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DSIN</span></code></dt><dd><p>Double precision sine.  Implemented as a library call (by CG).</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FNCOS</span></code></dt><dd><p>Utility ili: only referenced by the ‘alt’ field of an FCOS ili;
always points to an FSINCOS ili.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DNCOS</span></code></dt><dd><p>Utility ili: only referenced by the ‘alt’ field of an DCOS ili;
always points to an DSINCOS ili.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FCOS</span></code></dt><dd><p>Single precision floating point cosine.  Implemented as library call (by CG).</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCOS</span></code></dt><dd><p>Double precision cosine.  Implemented as library call (by CG).</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FSINCOS</span></code></dt><dd><p>Used to implement SINCOS optimization (single precision).  Implemented as
a library call (by CG).</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DSINCOS</span></code></dt><dd><p>Used to implement SINCOS optimization (double precision).  Implemented as
a library call (by CG).</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FTAN</span></code></dt><dd><p>Single-precision floating-point tangent.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DTAN</span></code></dt><dd><p>Double-precision tangent.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOG</span></code></dt><dd><p>Single-precision floating-point natural logarithm.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DLOG</span></code></dt><dd><p>Double-precision natural logarithm.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOG10</span></code></dt><dd><p>Single-precision floating-point common logarithm.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DLOG10</span></code></dt><dd><p>Double-precision common logarithm.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FEXP</span></code></dt><dd><p>Single-precision floating-point exponential.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DEXP</span></code></dt><dd><p>Double-precision exponential.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FACOS</span></code></dt><dd><p>Single-precision floating-point arccosine.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DACOS</span></code></dt><dd><p>Double-precision  arccosine.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FASIN</span></code></dt><dd><p>Single-precision floating-point arcsine.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DASIN</span></code></dt><dd><p>Double-precision  arcsine.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FATAN</span></code></dt><dd><p>Single-precision floating-point arctangent.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DATAN</span></code></dt><dd><p>Double-precision  arctangent.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FATAN2</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point two-argument arctangent.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DATAN2</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision two-argument arctangent.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">FSINH</span></code></dt><dd><p>Single-precision floating-point hyperbolic sin</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DSINH</span></code></dt><dd><p>Double-precision hyperbolic sin</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FCOSH</span></code></dt><dd><p>Single-precision floating-point hyperbolic cos</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCOSH</span></code></dt><dd><p>Double-precision hyperbolic cos</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FTANH</span></code></dt><dd><p>Single-precision floating-point hyperbolic tan</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DTANH</span></code></dt><dd><p>Double-precision hyperbolic tan</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FNEWT</strong> splnk splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point multiply used for single divides.
Not used by the x86-32 compilers.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DNEWT</strong> dplnk dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision floating-point multiply used for double divides.
Not used by the x86-32 compilers.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">NINT</span></code></dt><dd><p>Real NINT.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">IDNINT</span></code></dt><dd><p>Double NINT.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ISIGN</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer sign intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>SIGN</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Real sign.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DSIGN</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double sign.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>IDIM</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer dim intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse
.CG  notCG</p>
</li>
<li><p><strong>FDIM</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Real dim.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DDIM</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double dim.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">FFLOOR</span></code></dt><dd><p>Real FLOOR.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “roundss” sse_avx</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFLOOR</span></code></dt><dd><p>Double FLOOR.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “roundsd” sse_avx</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FCEIL</span></code></dt><dd><p>Real CEILING.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “roundss” sse_avx</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCEIL</span></code></dt><dd><p>Double CEILING.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “roundsd” sse_avx</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">AINT</span></code></dt><dd><p>Single precision trunction.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DINT</span></code></dt><dd><p>Double precision trunction.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXEXP</span></code></dt><dd><p>Single-precision complex exponential.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXEXP</span></code></dt><dd><p>Double-precision complex exponential.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXCOS</span></code></dt><dd><p>Single-precision complex cosine.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXCOS</span></code></dt><dd><p>Double-precision complex cosine.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXSIN</span></code></dt><dd><p>Single-precision complex sine.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXSIN</span></code></dt><dd><p>Double-precision complex sine.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXTAN</span></code></dt><dd><p>Single-precision complex tangent.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXTAN</span></code></dt><dd><p>Double-precision complex tangent.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXACOS</span></code></dt><dd><p>Single-precision complex arccosine.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXACOS</span></code></dt><dd><p>Double-precision complex arccosine.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXASIN</span></code></dt><dd><p>Single-precision complex arcsine.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXASIN</span></code></dt><dd><p>Double-precision complex arcsine.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXATAN</span></code></dt><dd><p>Single-precision complex arctangent.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXATAN</span></code></dt><dd><p>Double-precision complex arctangent.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXCOSH</span></code></dt><dd><p>Single-precision complex hyperbolic cos.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXCOSH</span></code></dt><dd><p>Double-precision complex hyperbolic cos.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXSINH</span></code></dt><dd><p>Single-precision complex hyperbolic sin.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXSINH</span></code></dt><dd><p>Double-precision complex hyperbolic sin.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXTANH</span></code></dt><dd><p>Single-precision complex hyperbolic tan.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXTANH</span></code></dt><dd><p>Double-precision complex hyperbolic tan.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXLOG</span></code></dt><dd><p>Single-precision complex natural logarithm.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXLOG</span></code></dt><dd><p>Double-precision complex natural logarithm.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SCMPLXSQRT</span></code></dt><dd><p>Single-precision complex square root.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DCMPLXSQRT</span></code></dt><dd><p>Double-precision complex square root.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>SCMPLXPOW</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-precision complex raised to a single-precision complex power.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</li>
<li><p><strong>DCMPLXPOW</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-precision complex raised to a double-precision complex power.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</li>
<li><p><strong>SCMPLXPOWI</strong> irlnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-precision complex raised to an integer power.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</li>
<li><p><strong>DCMPLXPOWI</strong> irlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-precision complex raised to an integer power.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</li>
<li><p><strong>SCMPLXPOWK</strong> krlnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-precision complex raised to an integer power.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</li>
<li><p><strong>DCMPLXPOWK</strong> krlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-precision complex raised to an integer power.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">ITOUI</span></code></dt><dd><p>Integer to unsigned integer conversion.
Treated as a nop by cglinear.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UITOI</span></code></dt><dd><p>Unsigned integer to integer conversion.
Treated as a nop by cglinear.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">IKMV</span></code></dt><dd><p>Move an signed integer value to a register pair with sign extension.
Used for I to K and I to UK conversions.</p>
<p><em>Attributes</em>: move null kr cse
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UIKMV</span></code></dt><dd><p>Move an unsigned integer register to a register pair.</p>
<p><em>Attributes</em>: move null kr cse
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KIMV</span></code></dt><dd><p>Move a value in a register pair to an integer register with truncation.
Used also for K to UI, UK to I, and UK to UI conversions.</p>
<p><em>Attributes</em>: move null ir cse
.CG notAILI ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">IAMV</span></code></dt><dd><p>Move an integer reg into an address reg.
Treated as a nop by cglinear.</p>
<p><em>Attributes</em>: move null ar cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">AIMV</span></code></dt><dd><p>Move an address register to a integer register.
Treated as a nop by cglinear.</p>
<p><em>Attributes</em>: move null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KAMV</span></code></dt><dd><p>Move an 64 bit integer reg into an address reg.</p>
<p><em>Attributes</em>: move null ar cse
.CG notCG replaceby KIMV</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">AKMV</span></code></dt><dd><p>Move an address register to a register pair (no sign extension).</p>
<p><em>Attributes</em>: move null kr cse
.CG notCG replaceby UIKMV</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">MOVSB</span></code></dt><dd><p>Load signed byte into 32 bit register.</p>
<p><em>Attributes</em>: move null ir
.CG CGonly asm_special “movsb” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">MOVZB</span></code></dt><dd><p>Load unsigned byte into 32 bit register.</p>
<p><em>Attributes</em>: move null ir
.CG CGonly asm_special “movzb” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">MOVSW</span></code></dt><dd><p>Load signed halfword into 32 bit register.</p>
<p><em>Attributes</em>: move null ir
.CG CGonly asm_special “movsw” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">MOVZW</span></code></dt><dd><p>Load unsigned halfword into 32 bit register.</p>
<p><em>Attributes</em>: move null ir
.CG CGonly asm_special “movzw” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOAT</span></code></dt><dd><p>Integer to single-precision floating-point conversion.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “cvtsi2ss” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOATU</span></code></dt><dd><p>Unsigned integer to single-precision floating-point conversion.
Implemented by library function. (?)</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOATK</span></code></dt><dd><p>Integer64 to single-precision real conversion.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FLOATUK</span></code></dt><dd><p>Unsigned integer64 to single-precision real conversion.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFLOAT</span></code></dt><dd><p>Integer to double-precision conversion.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “cvtsi2sd” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFLOATU</span></code></dt><dd><p>Unsigned integer to double-precision conversion.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFLOATK</span></code></dt><dd><p>Integer64 to double-precision conversion.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFLOATUK</span></code></dt><dd><p>Unsigned integer64 to double-precision conversion.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FIX</span></code></dt><dd><p>Single precision floating-point to integer conversion.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “cvttss2si” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">UFIX</span></code></dt><dd><p>Single precision floating-point to unsigned integer conversion.
Implemented by a library function.</p>
<p><em>Attributes</em>: arth null ir
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FIXK</span></code></dt><dd><p>Single precision floating-point to integer64 conversion.
Implemented by a library function.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">FIXUK</span></code></dt><dd><p>Single precision to unsigned integer64 conversion.
Implemented by a library function.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFIX</span></code></dt><dd><p>Double-precision to integer conversion.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “cvttsd2si” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFIXU</span></code></dt><dd><p>Double precision to unsigned integer conversion.
Implemented by a library function.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFIXK</span></code></dt><dd><p>Double-precision floating-point to integer64 conversion.
Implemented by a library function.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DFIXUK</span></code></dt><dd><p>Double-precision floating-point to unsigned integer64 conversion.
Implemented by a call to a library function.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SNGL</span></code></dt><dd><p>Double-precision to single conversion.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “cvtsd2ss”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DBLE</span></code></dt><dd><p>Single to double-precision conversion.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “cvtss2sd”</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>PSNGL</strong> xmm nme    <em>Type</em>: <em>arlnk</em></p>
<p>Convert 2 double-precision floating-point values from memory location
denoted by arlnk into 2 single-precision floating-point values into
the low 64-bits of the xmm register denoted by xmm.</p>
<p><em>Attributes</em>: other null trm ssenme
.CG terminal “cvtpd2ps” ssedp*vector* lat(10)</p>
</li>
<li><p><strong>PDBLE</strong> xmm nme    <em>Type</em>: <em>arlnk</em></p>
<p>Convert 2 single-precision floating-point values from memory location
denoted by arlnk into 2 double-precision floating-point values into
the xmm register denoted by xmm.</p>
<p><em>Attributes</em>: other null trm ssenme
.CG terminal “cvtps2pd” ssedp*double* lat(5)</p>
</li>
<li><p><strong>PSNGLX</strong> xmm    <em>Type</em>: <em>xmm</em></p>
<p>Convert 2 double-precision floating-point values in xmm1 into
2 single-precision floating-point values into the
low-order 64-bits of the xmm register denoted by xmm2.</p>
<p><em>Attributes</em>: other null trm
.CG terminal “cvtpd2ps” ssedp*vector* lat(8)</p>
</li>
<li><p><strong>PDBLEX</strong> xmm    <em>Type</em>: <em>xmm</em></p>
<p>Convert 2 single-precision floating-point values from the low
64-bits of xmm1 into 2 double-precision floating-point values
into the xmm register denoted by xmm2.</p>
<p><em>Attributes</em>: other null trm
.CG terminal “cvtps2pd” ssedp*double* lat(3)</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">IR2SP</span></code></dt><dd><p>Move integer to xmm register without floating.</p>
<p><em>Attributes</em>: arth null sp cse
.CG ‘l’ asm_special</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KR2SP</span></code></dt><dd><p>To be eliminated?</p>
<p><em>Attributes</em>: arth null sp
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KR2DP</span></code></dt><dd><p>Transfer a value from a integer64 register to a dp register
(no conversion performed).</p>
<p><em>Attributes</em>: arth null dp
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KR2CS</span></code></dt><dd><p>Transfer a value from a integer64 register to a dp register
(no conversion performed).</p>
<p><em>Attributes</em>: arth null cs
.CG notAILI</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SP2IR</span></code></dt><dd><p>Move single-precision floating-point value to integer register without
conversion.</p>
<p><em>Attributes</em>: arth null ir cse
.CG ‘l’ asm_special</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SP2KR</span></code></dt><dd><p>Not used.</p>
<p><em>Attributes</em>: arth null kr
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DP2KR</span></code></dt><dd><p>Transfer a value from a double floating-point register to integer64 register.
(no conversion performed).</p>
<p><em>Attributes</em>: arth null kr
.CG notAILI ‘q’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CS2KR</span></code></dt><dd><p>Transfer a value from a double floating-point register to integer64 register.
(no conversion performed).</p>
<p><em>Attributes</em>: arth null kr
.CG notAILI ‘q’</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ROTL</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: arth null ir cse
.CG ccarith “rol” ‘l’</p>
</li>
<li><p><strong>ROTR</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: arth null ir cse
.CG ccarith “ror” ‘l’</p>
</li>
<li><p><strong>IADD</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Signed integer addition.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest ccarith “add” ‘l’</p>
</li>
<li><p><strong>UIADD</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer addition.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest ccarith “add” ‘l’</p>
</li>
<li><p><strong>KADD</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Signed integer64 addition.  Implemented by IADD/ADC combination.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG memdest notAILI ‘q’</p>
</li>
<li><p><strong>UKADD</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 addition.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG replaceby KADD</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">ADC</span></code></dt><dd><p>Signed integer addition with carry.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG CGonly “adc” ‘l’ ccmod</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>AADD</strong> arlnk stc    <em>Type</em>: <em>arlnk</em></p>
<p>Add two address register values.
The stc operand is not used by the x86-32 code generator.</p>
<p><em>Attributes</em>: arth null ar cse
.CG notCG replaceby IADD</p>
</li>
<li><p><strong>FADD</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point addition.</p>
<p><em>Attributes</em>: arth comm sp cse
.CG “addss” sse_avx</p>
</li>
<li><p><strong>DADD</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision floating-point addition.</p>
<p><em>Attributes</em>: arth comm dp cse
.CG “addsd” sse_avx</p>
</li>
<li><p><strong>SCMPLXADD</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-precision complex addition.</p>
<p><em>Attributes</em>: arth comm cs cse
.CG “addps” sse_avx*double* fadd lat(5:7)</p>
</li>
<li><p><strong>DCMPLXADD</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-precision complex addition.</p>
<p><em>Attributes</em>: arth comm cd cse
.CG “addpd” sse_avx*double* fadd lat(5:7)</p>
</li>
<li><p><strong>ISUB</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Signed 32-bit integer subtraction.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith “sub” ‘l’</p>
</li>
<li><p><strong>UISUB</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer subtract.  op1 - op2.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith “sub” ‘l’</p>
</li>
<li><p><strong>KSUB</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Signed integer64 subtraction.  Implemented by ISUB/SBB combination.</p>
<p><em>Attributes</em>: arth null kr cse
.CG memdest notAILI ‘q’</p>
</li>
<li><p><strong>UKSUB</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 subtraction.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG replaceby KSUB</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">SBB</span></code></dt><dd><p>Signed 32-bit integer subtraction with borrow.</p>
<p><em>Attributes</em>: arth null ir cse
.CG CGonly “sbb” ‘l’ ccmod</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ASUB</strong> arlnk stc    <em>Type</em>: <em>arlnk</em></p>
<p>Subtract two address register values.  The stc operand is not used.</p>
<p><em>Attributes</em>: arth null ar cse
.CG notCG replaceby ISUB</p>
</li>
<li><p><strong>FSUB</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point subtraction.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “subss” sse_avx</p>
</li>
<li><p><strong>FSUBR</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point subtraction - operands reversed
(used by llvect.c as a convenience).</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DSUB</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision floating-point subtraction.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “subsd” sse_avx</p>
</li>
<li><p><strong>SCMPLXSUB</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-precision complex subtraction.</p>
<p><em>Attributes</em>: arth null cs cse
.CG “subps” sse_avx*double* fadd lat(7:5)</p>
</li>
<li><p><strong>DCMPLXSUB</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-precision complex subtraction.</p>
<p><em>Attributes</em>: arth null cd cse
.CG “subpd” sse_avx*double* fadd lat(7:5)</p>
</li>
<li><p><strong>IMUL</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer Multiply.  It’a a bug to give this opcode the ccarith or
cclogical attribute.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG “imul” ‘l’ ccmod</p>
</li>
<li><p><strong>UIMUL</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer multiply. Same as signed.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG notCG replaceby IMUL</p>
</li>
<li><p><strong>IMULH</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer multiply, high 32-bits of product as result</p>
<p><em>Attributes</em>: arth comm ir cse
.CG “imul” ‘l’ ccmod</p>
</li>
<li><p><strong>KMULH</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 Multiply, high 64-bits of product returned.</p>
<p><em>Attributes</em>: other comm kr cse
.CG “imul” ‘q’ ccmod*direct* lat(8)</p>
</li>
<li><p><strong>UIMULH</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer multiply, high 32-bits of product as result</p>
<p><em>Attributes</em>: arth comm ir cse
.CG “mul” ‘l’ ccmod</p>
</li>
<li><p><strong>KMUL</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 Multiply.  Implemented by library function.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG asm_nop</p>
</li>
<li><p><strong>UKMUL</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 Multiply.  Implemented by library function.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG replaceby KMUL</p>
</li>
<li><p><strong>UKMULH</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 Multiply, high 64-bits of product returned.</p>
<p><em>Attributes</em>: other comm kr cse
.CG “mul” ‘q’ ccmod*direct* lat(8)</p>
</li>
<li><p><strong>FMUL</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision floating-point multiply.</p>
<p><em>Attributes</em>: arth comm sp cse
.CG “mulss” sse_avx</p>
</li>
<li><p><strong>DMUL</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision multiply.</p>
<p><em>Attributes</em>: arth comm dp cse
.CG “mulsd” sse_avx</p>
</li>
<li><p><strong>SCMPLXMUL</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single-complex multiply.</p>
<p><em>Attributes</em>: arth comm cs cse
.CG sse_avx asm_special</p>
</li>
<li><p><strong>DCMPLXMUL</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double-complex multiply.</p>
<p><em>Attributes</em>: arth comm cd cse
.CG sse_avx asm_special</p>
</li>
<li><p><strong>IDIV</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Signed integer divide.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UIDIV</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer divide.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>KDIV</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Signed integer64 divide.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
<li><p><strong>UKDIV</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 divide.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
<li><p><strong>IDIVZ</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Signed integer divide where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UIDIVZ</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer divide where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>KDIVZ</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Signed integer64 divide where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
<li><p><strong>UKDIVZ</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 divide where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
<li><p><strong>IDIVZR</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Signed integer divide where the remainder is zero</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>KDIVZR</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Signed integer64 divide where the remainder is zero</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
<li><p><strong>QUOREM</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Represents an integer divide and/or mod operation.  Use of this ili allows
a single divide instruction to both a divide and mod result.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notAILI ‘l’</p>
</li>
<li><p><strong>KQUOREM</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Represents a long divide and/or mod operation.  Use of this ili allows
a single divide instruction to both a divide and mod result.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">NIDIV</span></code></dt><dd><p>Signed integer divide that points to QUOREM.  Result is in register %eax.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “idiv” ‘l’ ccmod</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NUIDIV</span></code></dt><dd><p>Unsigned integer divide that points to QUOREM.  Result is in register %eax.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “div” ‘l’ ccmod</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NKDIV</span></code></dt><dd><p>Signed integer64 divide that points to QUOREM.  Result is in register %rax.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NUKDIV</span></code></dt><dd><p>Unsigned integer64 divide that points to QUOREM.  Result is in register %rax.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FDIV</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision divide.</p>
<p><em>Attributes</em>: arth null sp cse
.CG “divss” sse_avx</p>
</li>
<li><p><strong>FDIVR</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision divide - operands reversed (used by llvect.c
as a convenience).</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DDIV</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double divide.</p>
<p><em>Attributes</em>: arth null dp cse
.CG “divsd” sse_avx</p>
</li>
<li><p><strong>SCMPLXDIV</strong> cslnk    <em>Type</em>: <em>cslnk</em></p>
<p>Single precision complex divide.</p>
<p><em>Attributes</em>: arth null cs cse
.CG notCG</p>
</li>
<li><p><strong>DCMPLXDIV</strong> cdlnk    <em>Type</em>: <em>cdlnk</em></p>
<p>Double precision complex divide.</p>
<p><em>Attributes</em>: arth null cd cse
.CG notCG</p>
</li>
<li><p><strong>MOD</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer remainder.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UIMOD</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer mod.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>KMOD</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 remainder.</p>
<p><em>Attributes</em>: arth null kr
.CG notCG</p>
</li>
<li><p><strong>KUMOD</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 remainder.</p>
<p><em>Attributes</em>: arth null kr
.CG notCG</p>
</li>
<li><p><strong>MODZ</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer remainder where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UIMODZ</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer mod where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>KMODZ</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 remainder where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null kr
.CG notCG</p>
</li>
<li><p><strong>KUMODZ</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 remainder where divide by zero does not fault.</p>
<p><em>Attributes</em>: arth null kr
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">NMOD</span></code></dt><dd><p>Integer remainder that points to a QUOREM ili.  Result is in register %edx.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “idiv” ‘l’ ccmod</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NUIMOD</span></code></dt><dd><p>Unsigned integer mod that points to QUOREM ili.  Result is in register %edx.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “div” ‘l’ ccmod</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NKMOD</span></code></dt><dd><p>Integer remainder that points to a QUOREM ili.  Result is in register %rdx.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">NUKMOD</span></code></dt><dd><p>Unsigned integer mod that points to QUOREM ili.  Result is in register %rdx.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notCG</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>FMOD</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single-precision mod.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DMOD</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double-precision mod.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>IMAX</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer maximum value.  Expanded in-line by Code Generator.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG asm_special “cmpl” ‘l’ ccmod</p>
</li>
<li><p><strong>UIMAX</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer maximum value.  Expanded in-line by Code Generator.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG notCG</p>
</li>
<li><p><strong>IMIN</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer minimum value.  Expanded in-line by Code Generator.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG asm_special “cmpl” ‘l’ ccmod</p>
</li>
<li><p><strong>UIMIN</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer minimum value.  Expanded in-line by Code Generator.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG notCG</p>
</li>
<li><p><strong>KMAX</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 maximum value.  Implemented by library function call.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG</p>
</li>
<li><p><strong>UKMAX</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 maximum value.  Implemented by library function call.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG</p>
</li>
<li><p><strong>KMIN</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 minimum value.  Implemented by library function call.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG</p>
</li>
<li><p><strong>UKMIN</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 minimum value.  Implemented by library function call.</p>
<p><em>Attributes</em>: arth comm kr cse
.CG notCG</p>
</li>
<li><p><strong>FMAX</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single precision maximum.</p>
<p><em>Attributes</em>: arth comm sp cse
.CG “maxss” sse_avx</p>
</li>
<li><p><strong>FMIN</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Single precision minimum.</p>
<p><em>Attributes</em>: arth comm sp cse
.CG “minss” sse_avx</p>
</li>
<li><p><strong>DMAX</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double precision maximum.</p>
<p><em>Attributes</em>: arth comm dp cse
.CG “maxsd” sse_avx</p>
</li>
<li><p><strong>DMIN</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double precison minimum.</p>
<p><em>Attributes</em>: arth comm dp cse
.CG “minsd” sse_avx</p>
</li>
<li><p><strong>JN</strong> splnk    <em>Type</em>: <em>irlnk</em></p>
<p>float bessel_jn</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DJN</strong> dplnk    <em>Type</em>: <em>irlnk</em></p>
<p>double bessel_jn</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>YN</strong> splnk    <em>Type</em>: <em>irlnk</em></p>
<p>float bessel_yn</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DYN</strong> dplnk    <em>Type</em>: <em>irlnk</em></p>
<p>double bessel_yn</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>DFMA</strong> dplnk dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>This opcode is only used in AILIs, not shared or linear ILIs.  It
represents a scalar double-precision FMA3 or FMA4 instruction which
computes:</p>
<blockquote>
<div><p>dest = &lt;sign&gt; (src1 * src2) &lt;addop&gt; src3</p>
</div></blockquote>
<p>Either ‘src2’ or ‘src3’, but not both, can be a memory operand, and
the other operands are xmm register operands.  The values of &lt;sign&gt;
(+/-) and &lt;addop&gt; (+/-) are specified by an ‘FMA_…’ flag set in the
cc field of the AILI.  Since AILIs allow at most 2 source operands,
this AILI is always immediately preceded by a USE AILI which specifies
the ‘src1’ operand.</p>
<p><em>Attributes</em>: arth null dp
.CG CGonly asm_special</p>
</li>
<li><p><strong>FFMA</strong> splnk splnk    <em>Type</em>: <em>splnk</em></p>
<p>This is the same as DFMA except that it represents a scalar single
precision FMA3 or FMA4 instruction.</p>
<p><em>Attributes</em>: arth null sp
.CG CGonly asm_special</p>
</li>
<li><p><strong>IPOWI</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Integer raised to an integer power.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>FPOWI</strong> irlnk    <em>Type</em>: <em>splnk</em></p>
<p>Real raised to an integer power.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>FPOWK</strong> krlnk    <em>Type</em>: <em>splnk</em></p>
<p>Real raised to an integer power.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>FPOWF</strong> splnk    <em>Type</em>: <em>splnk</em></p>
<p>Real raised to a real power.</p>
<p><em>Attributes</em>: arth null sp cse
.CG notCG</p>
</li>
<li><p><strong>DPOWI</strong> irlnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double raised to a integer power.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>DPOWK</strong> krlnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double raised to a integer power.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>DPOWD</strong> dplnk    <em>Type</em>: <em>dplnk</em></p>
<p>Double raised to a double power.</p>
<p><em>Attributes</em>: arth null dp cse
.CG notCG</p>
</li>
<li><p><strong>ICMP</strong> irlnk stc    <em>Type</em>: <em>irlnk</em></p>
<p>Integer compare with result of true or false.
For C the value of true is 1, and for Fortran, -1.
‘stc’ denotes condition code, as for the ICJMP ili.</p>
<p><em>Attributes</em>: arth null ir cse
.CG asm_special “cmpl” ‘l’ ccmod</p>
</li>
<li><p><strong>UICMP</strong> irlnk stc    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer compare.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notAILI ‘l’</p>
</li>
<li><p><strong>KCMP</strong> krlnk stc    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 compare with result of true or false.
Implemented by library function call.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UKCMP</strong> krlnk stc    <em>Type</em>: <em>krlnk</em></p>
<p>Unsigned integer64 compare with result of true or false.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>ACMP</strong> arlnk stc    <em>Type</em>: <em>arlnk</em></p>
<p>Address compare with result of true or false.
The conditions (stc) are the same as for ICMP.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby UICMP</p>
</li>
<li><p><strong>FCMP</strong> splnk stc    <em>Type</em>: <em>splnk</em></p>
<p>Single float compare with result of true or false.
stc is a floating point condition code: one of the 12 values defined in ili.h.</p>
<p><em>Attributes</em>: arth null ir cse
.CG asm_special “ucomiss” ccmod</p>
</li>
<li><p><strong>DCMP</strong> dplnk stc    <em>Type</em>: <em>dplnk</em></p>
<p>Double precision compare with result of true or false.</p>
<p><em>Attributes</em>: arth null ir cse
.CG asm_special “ucomisd” ccmod</p>
</li>
<li><p><strong>SCMPLXCMP</strong> dplnk stc    <em>Type</em>: <em>dplnk</em></p>
<p>Single precision complex compare with result of true or false.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG asm_special “ucomisd” ccmod</p>
</li>
<li><p><strong>DCMPLXCMP</strong> dplnk stc    <em>Type</em>: <em>dplnk</em></p>
<p>Double precision complex compare with result of true or false.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG asm_special “ucomisd” ccmod</p>
</li>
<li><p><strong>ICMPZ</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>Integer compare with zero.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notAILI ‘l’</p>
</li>
<li><p><strong>UICMPZ</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned integer compare with zero.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notAILI ‘l’</p>
</li>
<li><p><strong>KCMPZ</strong> stc    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 compare with zero; returns integer value.
Implemented by library function call.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>UKCMPZ</strong> stc    <em>Type</em>: <em>krlnk</em></p>
<p>Integer64 compare with zero.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>ACMPZ</strong> stc    <em>Type</em>: <em>arlnk</em></p>
<p>Address compare with zero.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby UICMPZ</p>
</li>
<li><p><strong>FCMPZ</strong> stc    <em>Type</em>: <em>splnk</em></p>
<p>Single float compare with zero; result is TRUE or FALSE.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>DCMPZ</strong> stc    <em>Type</em>: <em>dplnk</em></p>
<p>Double precision compare with zero.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>TEST</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Compare register value with 0.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG CGonly “testl” cclogical ‘l’ asm_special*direct* lat(4:1)</p>
</li>
<li><p><strong>KTEST</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Compare register value with 0.  For 64-bit targets only.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG notCG</p>
</li>
<li><p><strong>ISELECT</strong> irlnk irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Select either the 2nd or 3rd operand value based on the comparison
operation pointed to by the 1st operand.</p>
<p><em>Attributes</em>: other null ir cse
.CG notAILI ‘l’</p>
</li>
<li><p><strong>KSELECT</strong> krlnk krlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null kr cse
.CG notCG</p>
</li>
<li><p><strong>ASELECT</strong> arlnk arlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null ar cse
.CG notCG replaceby ISELECT</p>
</li>
<li><p><strong>FSELECT</strong> splnk splnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null sp cse
.CG notAILI</p>
</li>
<li><p><strong>DSELECT</strong> dplnk dplnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null dp cse
.CG notAILI</p>
</li>
<li><p><strong>CSSELECT</strong> cslnk cslnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null cs cse
.CG notAILI</p>
</li>
<li><p><strong>CDSELECT</strong> cdlnk cdlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: other null cd cse
.CG notAILI</p>
</li>
<li><p><strong>AND</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Bitwise 32-bit ‘and’ operation.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest cclogical “and” ‘l’</p>
</li>
<li><p><strong>KAND</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Bitwise 64-bit ‘and’ operation.</p>
<p><em>Attributes</em>: arth comm kr
.CG memdest notAILI ‘q’</p>
</li>
<li><p><strong>OR</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Bitwise 32-bit ‘or’ operation.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest cclogical “or” ‘l’</p>
</li>
<li><p><strong>KOR</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Bitwise 64-bit ‘or’ operation.</p>
<p><em>Attributes</em>: arth comm kr
.CG memdest notAILI ‘q’</p>
</li>
<li><p><strong>XOR</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Bitwise exclusive-or operation.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest cclogical “xor” ‘l’</p>
</li>
<li><p><strong>LEQV</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Bitwise exclusive-or followed by not operation.</p>
<p><em>Attributes</em>: arth comm ir cse
.CG memdest cclogical “leqv” ‘l’</p>
</li>
<li><p><strong>KXOR</strong> krlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Bitwise 64-bit exclusive-or operation.</p>
<p><em>Attributes</em>: arth comm kr
.CG memdest notAILI ‘q’</p>
</li>
<li><p><strong>EQV</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p><em>Attributes</em>: arth comm ir cse
.CG notCG</p>
</li>
<li><p><strong>JISHFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 logically by op2.  Left if op2 is &gt; 0; else right
(no sign extension).
This ili only shows up for Fortran, specifically for the JISHFT
intrinsic.
If 2nd operand is compile time constant, this ili will have been
replaced by either a left or right shift ili by the Expander.
Otherwise, it is implemented as a call to a run-time function.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>USHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 logically by op2.  Left if op2 is &gt; 0; else right.
This ili should have been replaced before code generator.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>SHIFTA</strong> arlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 logically by op2.  Left if op2 is &gt; 0; else right.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>USHIFTA</strong> arlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Unsigned shift op1 logically by op2.  Left if op2 is &gt; 0; else right.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
<li><p><strong>LSHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 left logically by op2.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith shiftop asm_special “shl” ‘l’</p>
</li>
<li><p><strong>ULSHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 left logically by op2.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby LSHIFT</p>
</li>
<li><p><strong>LSHIFTI</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>Shift left immediate.   This opcode used only in Code Generator.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith shiftop “shl” CGonly ‘l’</p>
</li>
<li><p><strong>KLSHIFTI</strong> stc    <em>Type</em>: <em>krlnk</em></p>
<p>Shift left immediate of 64-bit value.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</li>
<li><p><strong>RSHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 logically right by op2 (sign extended).</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG replaceby ARSHIFT</p>
</li>
<li><p><strong>URSHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 logically right by op2 (0 fill).</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith shiftop asm_special “shr” ‘l’</p>
</li>
<li><p><strong>ARSHIFT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>Shift op1 arithmetically (sign extended) right by op2.
Used for right shifts (&gt;&gt; operator) of signed values.</p>
<p><em>Attributes</em>: arth null ir cse
.CG memdest ccarith shiftop asm_special “sar” ‘l’</p>
</li>
<li><p><strong>KLSHIFT</strong> irlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Left shift of 64-bit value.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</li>
<li><p><strong>KURSHIFT</strong> irlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Zero-fill right shift of 64-bit value.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</li>
<li><p><strong>KARSHIFT</strong> irlnk    <em>Type</em>: <em>krlnk</em></p>
<p>Sign-extended right shift of 64-bit value.</p>
<p><em>Attributes</em>: arth null kr cse
.CG notAILI ‘q’</p>
</li>
<li><p><strong>ILEADZI</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>8-/16- bit integer LEADZ intrinsic.
The value, 0 or 1, of the second operand indicates
8-bit or 16-bit, respectively.</p>
<p><em>Attributes</em>: arth null ir cse</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">ILEADZ</span></code></dt><dd><p>32-bit integer LEADZ intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “lzcnt” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KLEADZ</span></code></dt><dd><p>64-bit integer LEADZ intrinsic.</p>
<p><em>Attributes</em>: arth null kr cse
.CG “lzcnt” ‘q’</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>ITRAILZI</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>8-/16- bit integer TRAILZ intrinsic.
The value, 0 or 1, of the second operand indicates
8-bit or 16-bit, respectively.</p>
<p><em>Attributes</em>: arth null ir cse</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">ITRAILZ</span></code></dt><dd><p>32-bit integer TRAILZ intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “tzcnt” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KTRAILZ</span></code></dt><dd><p>64-bit integer TRAILZ intrinsic.</p>
<p><em>Attributes</em>: arth null kr cse
.CG “tzcnt” ‘q’</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>IPOPCNTI</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>8-/16- bit integer POPCNT intrinsic.
The value of second operand indicates 8-bit if 0 and 16-bit
if 1.</p>
<p><em>Attributes</em>: arth null ir cse</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">IPOPCNT</span></code></dt><dd><p>32-bit integer POPCNT intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse
.CG “popcnt” ‘l’</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KPOPCNT</span></code></dt><dd><p>64-bit integer POPCNT intrinsic.</p>
<p><em>Attributes</em>: arth null kr cse
.CG “popcnt” ‘q’</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>IPOPPARI</strong> stc    <em>Type</em>: <em>irlnk</em></p>
<p>8-/16- bit integer POPPAR intrinsic.
The value of second operand indicates 8-bit if 0 and 16-bit
if 1.</p>
<p><em>Attributes</em>: arth null ir cse</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">IPOPPAR</span></code></dt><dd><p>32-bit integer POPPAR intrinsic.</p>
<p><em>Attributes</em>: arth null ir cse</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">KPOPPAR</span></code></dt><dd><p>64-bit integer POPPAR intrinsic.</p>
<p><em>Attributes</em>: arth null kr cse</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>EXTRACT</strong> stc stc    <em>Type</em>: <em>irlnk</em></p>
<p>Note that this ILI is defined for machines with bit field extract
HW support (e.g. 88000).
The two stc operand definitions are architecture DEPENDENT.</p>
<p><em>Attributes</em>: arth null ir cse
.CG notCG</p>
</li>
</ol>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">JMP</span></code></dt><dd><p>Unconditional jump to indicated label.</p>
<p><em>Attributes</em>: branch null trm dom
.CG terminal “jmp”</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">JMPA</span></code></dt><dd><p>Branch indirect.  Fortran only.</p>
<p><em>Attributes</em>: branch null trm dom
.CG terminal “jmp” asm_special</p>
</dd>
</dl>
<ol class="arabic">
<li><p><strong>JMPM</strong> irlnk sym sym    <em>Type</em>: <em>irlnk</em></p>
<p>Indexed jump from a memory table of jump addresses.
irlnk1 - integer index expression.</p>
<p>irlnk2 - table_size</p>
<p>sym - label for memory table containing addresses</p>
<p>sym  - default label</p>
<p><em>Attributes</em>: branch null trm dom
.CG terminal asm_special ‘l’</p>
</li>
<li><p><strong>JMPMK</strong> irlnk sym sym    <em>Type</em>: <em>krlnk</em></p>
<p>Indexed jump using a 64-bit integer as index value.</p>
<p><em>Attributes</em>: branch null trm dom
.CG notCG ‘q’</p>
</li>
<li><p><strong>JMPT</strong> irlnk    <em>Type</em>: <em>irlnk</em></p>
<p>NOT USED.
Indexed jump into a table of jump instructions.</p>
<div class="line-block">
<div class="line">irlnk1 - integer index expression. The expression has</div>
<div class="line-block">
<div class="line">already been normalized to 1 (the value 0 is</div>
<div class="line">reserved for the “default” jump). If the expression</div>
<div class="line">is not in the range 1:(n-1) where n is the jump table</div>
<div class="line">size, the default jump is taken.</div>
</div>
<div class="line">irlnk2 - table_size (includes the default label).</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL QSWITCH sym lnk stc</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ICJMP irlnk irlnk stc sym</div>
<div class="line">Integer compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.sp</div>
<div class="line">Allowed values of stc:</div>
<div class="line">.sp</div>
<div class="line-block">
<div class="line">1 = CC_EQ   (jump if equal)</div>
<div class="line">2 = CC_NE   (jump if not equal)</div>
<div class="line">3 = CC_LT   (jump if less than)</div>
<div class="line">4 = CC_GE   (jump if greater than or equal to)</div>
<div class="line">5 = CC_LE   (jump if less than or equal to)</div>
<div class="line">6 = CC_GT   (jump if greater than)</div>
</div>
<div class="line">.sp</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI ‘l’ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL UICJMP irlnk irlnk stc sym</div>
<div class="line">Unsigned integer compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">Conditions same as for ICJMP.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI ‘l’ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL KCJMP krlnk krlnk stc sym</div>
<div class="line">Integer64 compare and jump to the label ‘sym’ if the condition,</div>
<div class="line">denoted by stc, is true.</div>
<div class="line">Implemented by library function call.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL UKCJMP krlnk krlnk stc sym</div>
<div class="line">unsigned integer64 compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACJMP arlnk arlnk stc sym</div>
<div class="line">Address compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG replaceby UICJMP conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL FCJMP splnk splnk stc sym</div>
<div class="line">Single precision compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal conditional_branch notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL DCJMP dplnk dplnk stc sym</div>
<div class="line">Double precision compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal conditional_branch notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ICJMPZ irlnk stc sym</div>
<div class="line">Integer compare with zero and branch to label ‘sym’ -</div>
<div class="line">the allowed values (and meanings) for stc are the same as for the ICJMP ILI.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI ‘l’ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL UICJMPZ irlnk stc sym</div>
<div class="line">Unsigned integer compare with zero and branch to label ‘sym’ -</div>
<div class="line">the allowed values (and meanings) for stc are the same as for the ICJMP ILI.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI ‘l’ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL LCJMPZ irlnk stc sym</div>
<div class="line">Logical compare with zero and branch to label ‘sym’ -</div>
<div class="line">the allowed values (and meanings) for stc are the same as for the ICJMP ILI.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG replaceby UICJMPZ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL KCJMPZ krlnk stc sym</div>
<div class="line">Integer64 compare with zero and branch to label ‘sym’.</div>
<div class="line">For EQ or NE conditions, code is generated; otherwise a library call is used.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL UKCJMPZ krlnk stc sym</div>
<div class="line">Integer64 compare with zero and branch to label ‘sym’.</div>
<div class="line">For EQ or NE conditions, code is generated; otherwise a library call is used.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal notAILI conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL ACJMPZ arlnk stc sym</div>
<div class="line">Address compare with zero and branch to label ‘sym’ -</div>
<div class="line">the allowed values (and meanings) for stc are the same as for the ICJMP ILI.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG replaceby UICJMPZ conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL FCJMPZ splnk stc sym</div>
<div class="line">Single compare with zero and branch to label ‘sym’.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL DCJMPZ dplnk stc sym</div>
<div class="line">Double compare with zero and branch to label ‘sym’.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL JCC</div>
<div class="line">Conditional jump based on immediately preceding compare operation.</div>
<div class="line">Used only in the AILI.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG CGonly asm_special conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL CSEIR irlnk</div>
<div class="line">Integer register cse (common subexpression). The ILI located by the cse</div>
<div class="line">ILI is one whose value is to be re-used (the ILI need not be “evaluated”).</div>
<div class="line">This ILI is used when multiple references of an ILM occur in the same</div>
<div class="line">ILM block.  The CSE ili are treated as a special case by the linearizer,</div>
<div class="line">and never appear in a linear ili block.</div>
<div class="line">.AT arth null ir</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSESP splnk</div>
<div class="line">Single precision register cse.</div>
<div class="line">.AT arth null sp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSEDP dplnk</div>
<div class="line">Double precision register cse.</div>
<div class="line">.AT arth null dp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSECS cslnk</div>
<div class="line">Single precision complex register cse.</div>
<div class="line">.AT arth null cs</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSECD cdlnk</div>
<div class="line">Double precision complex register cse.</div>
<div class="line">.AT arth null cd</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSEAR arlnk</div>
<div class="line">Address register cse.</div>
<div class="line">.AT arth null ar</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSEKR krlnk</div>
<div class="line">Integer64 register cse.</div>
<div class="line">.AT arth null kr</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSE lnk stc</div>
<div class="line">Complex cse (common subexpression). The ILI located by the cse</div>
<div class="line">ILI is one whose value is to be re-used (the ILI need not be “evaluated”).</div>
<div class="line">This ILI is used when multiple references of an ILM occur in the same</div>
<div class="line">ILM block.</div>
<div class="line">This ili is seen by the code generator but never appears in the</div>
<div class="line">linear ili.</div>
<div class="line">.AT arth null ir</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL APURE arlnk</div>
<div class="line">Call a pure function with no arguments and returns an AR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ar cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL APUREA arlnk arlnk</div>
<div class="line">Call a pure function with one AR argument and returns an AR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ar cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL APUREI arlnk irlnk</div>
<div class="line">Call a pure function with one IR argument and returns an AR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ar cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL IPURE arlnk</div>
<div class="line">Call a pure function with no arguments and returns an IR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL IPUREA arlnk arlnk</div>
<div class="line">Call a pure function with one AR argument and returns an IR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL IPUREI arlnk irlnk</div>
<div class="line">Call a pure function with one IR argument and returns an IR value.</div>
<div class="line">Will always have an ALT which is the actual call.</div>
<div class="line">arlnk is an ACON ili of the function being called.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL REP</div>
<div class="line">Repeat prefix opcode for string operations (such as the following SMOVE).</div>
<div class="line">Emitted immediately before an SMOVE operation.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG CGonly “rep”</div>
<div class="line"><br /></div>
<div class="line">.IL GSMOVE arlnk arlnk nme nme stc</div>
<div class="line">General structure copy.</div>
<div class="line">A structure store (SMOVE ILM) is expanded into the GSMOVE ILI; a phase, such as</div>
<div class="line">the ACC CG, needs to have the structure assignment presented as a first-class</div>
<div class="line">ILI operation.</div>
<div class="line">After the last phase requiring GSMOVE, GSMOVE will then be expanded into</div>
<div class="line">lower level ILI which will be dependent on target, alignment, small vs large,</div>
<div class="line">etc.</div>
<div class="line-block">
<div class="line">‘op1’ is the source address.</div>
<div class="line">‘op2’ is the destination address.</div>
<div class="line">‘nme1’ is the names table entry for source struct.</div>
<div class="line">‘nme2’ is the names table entry for the destination struct.</div>
<div class="line">‘stc’ is the dtype of the struct.</div>
</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL SMOVE arlnk arlnk arlnk nme</div>
<div class="line">Structure copy.</div>
<div class="line-block">
<div class="line">‘op1’ is the source address.</div>
<div class="line">‘op2’ is the destination address.</div>
<div class="line">‘op3’ is number of 4-byte units to copy.</div>
<div class="line">‘nme’ is names table entry for destination struct.</div>
</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal “movs”</div>
<div class="line"><br /></div>
<div class="line">.IL SMOVEJ arlnk arlnk nme nme stc</div>
<div class="line">Simple structure copy.  (MOVS is x86 parlance.)</div>
<div class="line">This is used to replace the SMOVEI/SMOVES pair, which was used when</div>
<div class="line">the ILI operand count was only 4.</div>
<div class="line">‘op1’ is the source address</div>
<div class="line">‘op2’ is the destination address</div>
<div class="line">‘nme1’ is the names table entry for source struct.</div>
<div class="line">‘nme2’ is the names table entry for the destination struct.</div>
<div class="line">‘op5’ is actual number of bytes to copy.</div>
<div class="line">This gets turned into SMOVE and load/store operations by rm_smove</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL XMOVE arlnk arlnk nme</div>
<div class="line">Structure copy.</div>
<div class="line-block">
<div class="line">‘op1’ is the source address.</div>
<div class="line">‘op2’ is the destination address.</div>
<div class="line">‘nme’ is names table entry for destination struct.</div>
</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal “movapd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL ST irlnk arlnk nme stc</div>
<div class="line">Store integer value.</div>
<div class="line">In ILI, the value to be stored must fit without implicit truncation, i.e. immediately</div>
<div class="line">reloading using LD with the same size modifier must reproduce the value that was stored.</div>
<div class="line">In LILI or AILI, ST may perform implicit truncation.</div>
<div class="line">‘op1’ is a pointer to an ili representing the value being stored.</div>
<div class="line">.br</div>
<div class="line">‘op2’ is a pointer to the address expression of the variable being defined.</div>
<div class="line">.br</div>
<div class="line">‘nme’ is a pointer to a names table entry of the variable being defined.</div>
<div class="line">.br</div>
<div class="line">‘stc’ is the size modifier of the memory operation as described for</div>
<div class="line">the LD ili above.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “mov” move</div>
<div class="line"><br /></div>
<div class="line">.IL STSP splnk arlnk nme stc</div>
<div class="line">Store single precision quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movss” move</div>
<div class="line"><br /></div>
<div class="line">.IL STDP dplnk arlnk nme stc</div>
<div class="line">Store double precision quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movsd” move</div>
<div class="line"><br /></div>
<div class="line">.IL STSCMPLX cslnk arlnk nme stc</div>
<div class="line">Store single precision complex quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movsd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL STDCMPLX cdlnk arlnk nme stc</div>
<div class="line">Store double precision complex quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movups” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL STQ dplnk arlnk nme stc</div>
<div class="line">Store m128 quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL STQU dplnk arlnk nme stc</div>
<div class="line">Store unaligned m128 quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movupd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL ST256 dplnk arlnk nme stc</div>
<div class="line">Store m256 quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL ST256U dplnk arlnk nme stc</div>
<div class="line">Store unaligned m256 quantity.  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movupd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL STA arlnk arlnk nme</div>
<div class="line">Store address quantity inside of op1 into op2.</div>
<div class="line">Replaced by ST opcode in cgoptim1.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL STRG1 arlnk stc</div>
<div class="line">Store address quantity inside of op1 argument register described by stc.</div>
<div class="line">Used in g++ style</div>
<div class="line">thunks when adjusting the *this* pointer, (the first argument) just</div>
<div class="line">before jumping through to the function Replaced by ST opcode in cgoptim1.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL STKR krlnk arlnk nme stc</div>
<div class="line">Store 64 bit integer value (in register pair).  ‘stc’ is not used.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL VZST arlnk</div>
<div class="line">Special ili created by the vectorizer indicating that the variable</div>
<div class="line">whose address is op1 is stored; necessary in cases where</div>
<div class="line">the vectorizer replaces assignments with calls.  The optimizer will process</div>
<div class="line">the ili to create store information and then delete the ili.  Code generator</div>
<div class="line">will not see this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL JSR sym lnk</div>
<div class="line">‘sym’ is external function or subroutine being called (standard linkage).</div>
<div class="line">‘op2’ points to a list (terminated by NULL) of ARG ili for the</div>
<div class="line">arguments.</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG terminal “call” asm_special ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL JSRA arlnk lnk stc stc</div>
<div class="line">JSR to routine whose address is pointed to by op1.</div>
<div class="line">op2 points to the list of ARG ILIs which represents the arguments.</div>
<div class="line">stc1 attribute flag (stdcall in x86)</div>
<div class="line">stc2 dtype</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG terminal notAILI ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL QJSR sym lnk</div>
<div class="line">Quick (intrinsic) call.</div>
<div class="line">‘sym’ is the external procedure being called.</div>
<div class="line">‘op2’ locates the list of arguments (define arg ILI - DAAR, DADR, DADP).</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG terminal notAILI ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL GJSR sym lnk sym</div>
<div class="line">Same as JSR, but the argument list is expressed using the general argument</div>
<div class="line">ILI, i.e., before applying the ABI.</div>
<div class="line">‘sym2’ is the label to jump to if an exception is thrown,</div>
<div class="line">0 if the call cannot throw,</div>
<div class="line">or -1 if there is no cleanup.</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG terminal notCG</div>
<div class="line"><br /></div>
<div class="line">.IL GJSRA arlnk lnk stc stc sym</div>
<div class="line">Same as JSRA, but the argument list is expressed using the general argument</div>
<div class="line">ILI, i.e., before applying the ABI.</div>
<div class="line">.AT proc null lnk dom</div>
<div class="line">.CG terminal notCG</div>
<div class="line"><br /></div>
<div class="line">.IL NULL stc</div>
<div class="line">Used to mark the end of an argument list for a JSR, QJSR or JSRA ili.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL GARG lnk lnk stc nme</div>
<div class="line">A general argument link, used before applying the ABI</div>
<div class="line">.sp</div>
<div class="line">‘lnk’ (first) points to the value of the argument.</div>
<div class="line">‘lnk’ (second) points to the next ARG ILI.</div>
<div class="line">First ‘stc’ is the dtype.</div>
<div class="line">Second ‘stc’ is an NME value, if set, for address arguments.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG</div>
<div class="line"><br /></div>
<div class="line">.IL GARGRET lnk lnk stc nme</div>
<div class="line">A general argument link representing the return value of the function</div>
<div class="line">.sp</div>
<div class="line">‘lnk’ (first) points to the value of the argument.</div>
<div class="line">‘lnk’ (second) points to the next ARG ILI.</div>
<div class="line">‘stc’ is the dtype</div>
<div class="line">‘nme’ is the nme</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL VA_ARG arlnk stc</div>
<div class="line">va_arg(va_list x, typeof_arg) computes the address of the argument</div>
<div class="line">‘arlnk’ address of the va_list</div>
<div class="line">‘stc’ the dtype of the argument being reference</div>
<div class="line">.AT arth null ar</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ARGIR irlnk lnk</div>
<div class="line">Defines an integer memory argument.</div>
<div class="line">‘irlnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “mov” ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL ARGSP splnk lnk</div>
<div class="line">Defines a single-precision memory argument.</div>
<div class="line">‘splnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “movss”</div>
<div class="line"><br /></div>
<div class="line">.IL ARGDP dplnk lnk</div>
<div class="line">Defines a double precision memory argument.</div>
<div class="line">‘dplnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “movsd”</div>
<div class="line"><br /></div>
<div class="line">.IL ARGAR arlnk lnk stc</div>
<div class="line">A memory argument of type pointer or struct/union.</div>
<div class="line">.sp</div>
<div class="line">‘arlnk’ points to the value of the argument.</div>
<div class="line">.br</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.br</div>
<div class="line">‘stc’ is the dtype if this is a struct arg, else it is 0.</div>
<div class="line">If ‘stc’ == 1, then this argument is a pointer to the return area for a</div>
<div class="line">C function returning struct, and requires special treatment.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “mov” ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL ARGKR krlnk lnk</div>
<div class="line">Defines a 64 bit integer memory argument.</div>
<div class="line">‘krlnk’ points to the value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL DAIR irlnk ir lnk</div>
<div class="line">Define integer argument in general purpose register for a JSR.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “mov” ‘l’ move</div>
<div class="line"><br /></div>
<div class="line">.IL DASP splnk sp lnk</div>
<div class="line">Define a single precision argument in xmm register for a JSR.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movss” move</div>
<div class="line"><br /></div>
<div class="line">.IL DADP dplnk dp lnk</div>
<div class="line">Define a double precision argument in xmm register for a JSR.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movsd” move</div>
<div class="line"><br /></div>
<div class="line">.IL DACS cslnk cs lnk</div>
<div class="line">Define a C struct argument of two floats, passed in the indicated xmm register.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movsd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(4)</div>
<div class="line">.SI st double fst lat(4)</div>
<div class="line">.SI double fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL DACD cdlnk cd lnk</div>
<div class="line">Define a C struct argument of two double, passed in the indicated xmm register.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movupd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(4)</div>
<div class="line">.SI st double fst lat(4)</div>
<div class="line">.SI double fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL PSARG xmm stc lnk</div>
<div class="line">Move symbolic register ‘xmm’ into actual register ‘stc’ (typically</div>
<div class="line">XR_XMM0 or XR_XMM1) in preparation for call to vector intrinsic function.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movaps” move sse_avx</div>
<div class="line">.SI ld double lat(4)</div>
<div class="line">.SI st double lat(3)</div>
<div class="line">.SI double lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL PDARG xmm stc lnk</div>
<div class="line">Move symbolic register ‘xmm’ into actual register ‘stc’ (typically</div>
<div class="line">XR_XMM0 or XR_XMM1) in preparation for call to vector intrinsic function.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG “movapd” move ssedp sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(2)</div>
<div class="line">.SI st double fst lat(3)</div>
<div class="line">.SI double fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL KISHFT krlnk krlnk</div>
<div class="line">Shift op1 by op2.  Left if op2 is &gt; 0; else right (no sign extension).</div>
<div class="line">This ili only shows up for Fortran, specifically for the KISHFT intrinsic.</div>
<div class="line">If 2nd operand is compile time constant, this ili will have been</div>
<div class="line">replaced by either a left or right shift ili by the Expander.</div>
<div class="line">Otherwise, it is implemented as a call to a run-time function.</div>
<div class="line">.AT arth null kr cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL DAAR arlnk ar lnk</div>
<div class="line">Define argument in address register for a JSR.</div>
<div class="line">Lnk1 points to the expression to be moved into the specified (ar2)</div>
<div class="line">address register. Lnk3 locates the next argument for the JSR.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG replaceby DAIR</div>
<div class="line"><br /></div>
<div class="line">.IL DAKR krlnk kr lnk</div>
<div class="line">Define argument in register pair for a JSR.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL DFRIR lnk ir</div>
<div class="line">Define function result in a integer register.</div>
<div class="line">.AT define null ir cse</div>
<div class="line">.CG terminal asm_nop ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL DFRSP lnk sp</div>
<div class="line">Define single precision function result returned in xmm register ‘sp’.</div>
<div class="line">.AT define null sp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFRDP lnk dp</div>
<div class="line">Define double precision function result returned in xmm register ‘dp’.</div>
<div class="line">.AT define null dp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFRCS lnk cs</div>
<div class="line">Define single precision complex function result in an xmm register.</div>
<div class="line">.AT define null cs cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFRCD lnk cd</div>
<div class="line">Define double precision complex function result in an xmm register.</div>
<div class="line">.AT define null cd cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFRSPX87 lnk</div>
<div class="line">Define single precision function result (on floating-point stack).</div>
<div class="line">.AT define null sp cse</div>
<div class="line">.CG terminal “fstps”</div>
<div class="line"><br /></div>
<div class="line">.IL DFRDPX87 lnk</div>
<div class="line">Define double precision function result (on floating-point stack).</div>
<div class="line">.AT define null dp cse</div>
<div class="line">.CG terminal “fstpl”</div>
<div class="line"><br /></div>
<div class="line">.IL DFR128 lnk dp</div>
<div class="line">Define 128-bit function result in an xmm register.</div>
<div class="line">.AT define null dp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFR256 lnk dp</div>
<div class="line">Define 256-bit function result in an ymm register.</div>
<div class="line">.AT define null dp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DFRAR lnk ar</div>
<div class="line">Define function result in an address register.</div>
<div class="line">‘op1’ points to one of the JSR ILI.</div>
<div class="line">.AT define null ar cse</div>
<div class="line">.CG notCG replaceby DFRIR</div>
<div class="line"><br /></div>
<div class="line">.IL DFRKR lnk kr</div>
<div class="line">Define integer64 function result in a register pair.</div>
<div class="line">.AT define null kr cse</div>
<div class="line">.CG terminal notAILI ‘q’</div>
<div class="line"><br /></div>
<div class="line">.IL IRDF ir</div>
<div class="line">Define one of the general purpose registers.</div>
<div class="line">These ILI (IRDF, DPDF, ARDF)  used for global</div>
<div class="line">register allocation, and for the pre-defined regs.</div>
<div class="line">.AT define null ir cse</div>
<div class="line">.CG terminal asm_nop ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL SPDF sp</div>
<div class="line">Define single precision register (xmm register).</div>
<div class="line">.AT define null sp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DPDF dp</div>
<div class="line">Define double precision register (xmm register).</div>
<div class="line">.AT define null dp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL ARDF ar</div>
<div class="line">Define address register. (ar is actual register number).</div>
<div class="line">.AT define null ar cse</div>
<div class="line">.CG notCG replaceby IRDF</div>
<div class="line"><br /></div>
<div class="line">.IL KRDF kr</div>
<div class="line">Define integer64 register.</div>
<div class="line">.AT define null kr</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL MVIR irlnk ir</div>
<div class="line">Move integer value into specific integer register, ir.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal notAILI ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL MVSP splnk sp</div>
<div class="line">Indicates a single-precision function return value, which is to be placed</div>
<div class="line">on the x87 floating point stack.  The 2nd argument, ‘sp’, is ignored.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “flds”</div>
<div class="line"><br /></div>
<div class="line">.IL MVDP dplnk dp</div>
<div class="line">Indicates a double-precision function return value, which is to be placed</div>
<div class="line">on the x87 floating point stack.  The 2nd argument, ‘dp’, is ignored.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “fldd”</div>
<div class="line"><br /></div>
<div class="line">.IL SPSP2SCMPLX splnk splnk</div>
<div class="line">Form a single complex value out of two single precision real values.</div>
<div class="line">.AT other null cs cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL SPSP2SCMPLXI0 splnk</div>
<div class="line">Form a single complex value out of two single precision real values, imaginary is 0.</div>
<div class="line">.AT other null cs cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL DPDP2DCMPLX dplnk dplnk</div>
<div class="line">Form a double complex value out of two double precision real values.</div>
<div class="line">.AT other null cd cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL DPDP2DCMPLXI0 dplnk</div>
<div class="line">Form a double complex value out of two double precision real values, imaginary is 0.</div>
<div class="line">.AT other null cd cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL SCMPLX2IMAG cslnk</div>
<div class="line">Return single precision imaginary part of a single complex value.</div>
<div class="line">.AT other null sp cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL DCMPLX2IMAG cdlnk</div>
<div class="line">Return double precision imaginary part of a double complex value.</div>
<div class="line">.AT other null dp cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL SCMPLX2REAL cslnk</div>
<div class="line">Return single precision real part of a single complex value.</div>
<div class="line">.AT other null sp cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL DCMPLX2REAL cdlnk</div>
<div class="line">Return double precision real part of a double complex value.</div>
<div class="line">.AT other null dp cse</div>
<div class="line">.CG sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL MVQ dplnk dp</div>
<div class="line">This ili represents a m128 function return value.</div>
<div class="line">For X86_64, the value is moved into the specified xmm register.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL MV256 dplnk dp</div>
<div class="line">This ili represents a m256 function return value.</div>
<div class="line">For X86_64, the value is moved into the specified ymm register.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL MOVSP</div>
<div class="line">Move a single-precision xmm register value.</div>
<div class="line">.AT move null sp</div>
<div class="line">.CG CGonly “movss” move</div>
<div class="line"><br /></div>
<div class="line">.IL MOVDP</div>
<div class="line">Move a double-precision xmm register value.</div>
<div class="line">.AT move null dp</div>
<div class="line">.CG CGonly “movsd” move</div>
<div class="line"><br /></div>
<div class="line">.IL MOVCS</div>
<div class="line">Move a single-precision complex xmm register value.</div>
<div class="line">.AT move null cs</div>
<div class="line">.CG CGonly “movsd” move</div>
<div class="line"><br /></div>
<div class="line">.IL MOVCD</div>
<div class="line">Move a double-precision complex xmm register value.</div>
<div class="line">.AT move null cd</div>
<div class="line">.CG CGonly “movupd” move</div>
<div class="line"><br /></div>
<div class="line">.IL MVSPX87 splnk</div>
<div class="line">Indicates a single-precision function return value, which is to be placed</div>
<div class="line">on the x87 floating point stack.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “flds”</div>
<div class="line"><br /></div>
<div class="line">.IL MVDPX87 dplnk</div>
<div class="line">Indicates a double-precision function return value, which is to be placed</div>
<div class="line">on the x87 floating point stack.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal “fldl”</div>
<div class="line"><br /></div>
<div class="line">.IL MOVQP</div>
<div class="line">Move a __m128 xmm register value.</div>
<div class="line">.AT move null dp</div>
<div class="line">.CG CGonly “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL MOV256</div>
<div class="line">Move a __m256 xmm register value.</div>
<div class="line">.AT move null dp</div>
<div class="line">.CG CGonly “movapd” move sse_avx</div>
<div class="line">.SI ld double fadd fmul fst lat(3)</div>
<div class="line">.SI st direct fst lat(2)</div>
<div class="line">.SI direct fadd fmul lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL MVAR arlnk ar</div>
<div class="line">Move address value into specific address register, ar.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal notCG replaceby MVIR</div>
<div class="line"><br /></div>
<div class="line">.IL MVKR krlnk kr</div>
<div class="line">Move integer64 value into specific integer register pair, kr.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREEIR irlnk</div>
<div class="line">Ensures that the result reg is freed.</div>
<div class="line">The FREExx ili are eliminated by the linearizer phase of the code generator.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREESP splnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREEDP dplnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREECS cslnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREECD cdlnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREESPX87 splnk</div>
<div class="line">If necessary, pop X87 stack after a function call which returns a</div>
<div class="line">floating-point value which is not used.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “fstpt%st(0)”</div>
<div class="line"><br /></div>
<div class="line">.IL FREEDPX87 dplnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “fstpt%st(0)”</div>
<div class="line"><br /></div>
<div class="line">.IL FREEAR arlnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notCG replaceby FREEIR</div>
<div class="line"><br /></div>
<div class="line">.IL FREEKR krlnk</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL FREE lnk stc</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ENTRY sym</div>
<div class="line">Main function entry or fortran ENTRY.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL EXIT sym</div>
<div class="line">Exit the procedure.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL ARGSAVE sym</div>
<div class="line">For varargs/stdargs functions, this ili appears immediately after ENTRY</div>
<div class="line">ili.  Not used by X86_32 compiler</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL NOP</div>
<div class="line">Null operation - used when a linear ili or aili is deleted.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL ASM sym</div>
<div class="line">Implements C inline assembly code, asm(), feature. Also used as</div>
<div class="line">a convenience by the code generator.  ‘sym’ is a symbol table</div>
<div class="line">pointer to a string constant.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL GASM sym lnk lnk lnk</div>
<div class="line">Compatible ASM language representation to support asm().</div>
<div class="line">sym - the asm string</div>
<div class="line">lnk1 - linked list of generic GASMLNKOs of output expressions</div>
<div class="line">lnk2 - linked list of specific GASMLNKI/SP/DP/As of input expressions</div>
<div class="line">lnk3 - linked list of generic GASMLNKCs of clobber strings</div>
<div class="line">NOTE: For now we add ccmod. In the future we may only want to indicate ccmod</div>
<div class="line">if the user specifies “cc” in the clobber list.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL GASMCNM sym sym</div>
<div class="line">Used to represent a symbolic name for a gasm constraint</div>
<div class="line">sym - identifier of constraint name. Stored as an int since we only care</div>
<div class="line-block">
<div class="line">about the name, not its type.</div>
</div>
<div class="line">sym - constraint number</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKG sym nme lnk lnk</div>
<div class="line">generic gasmlnk;</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">lnk1 - input or output expression</div>
<div class="line">lnk2 - next GASMLNKG</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKTYP stc lnk</div>
<div class="line">generic gasmlnk - stores type</div>
<div class="line">stc - base type of expression</div>
<div class="line">lnk1 - input or output expression</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKC sym lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">lnk - next GASMLNKC</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKO sym nme lnk stc</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">lnk - next GASMLNKO</div>
<div class="line">stc - data type of expression</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKI sym nme irlnk lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">irlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKB sym nme irlnk lnk</div>
<div class="line">Same as GASMLNKI, but represents byte reg</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">irlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKH sym nme irlnk lnk</div>
<div class="line">Same as GASMLNKI, but represents Half-word reg</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">irlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKKR sym nme irlnk lnk</div>
<div class="line">Same as GASMLNKI, but represents quad word reg (not currently used on 32-bit x86)</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">irlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKSP sym nme splnk lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">splnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKDP sym nme dplnk lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">dplnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKQP sym nme dplnk lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">dplnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKA sym nme arlnk lnk</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">arlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLNKS sym nme arlnk lnk</div>
<div class="line">the operand is a struct</div>
<div class="line">sym - descriptor string</div>
<div class="line">nme - nme being stored</div>
<div class="line">arlnk - the input expression</div>
<div class="line">lnk - next specific GASMLNK</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG “” asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDI stc stc nme</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDH stc stc nme</div>
<div class="line">half word register</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDB stc stc nme</div>
<div class="line">byte register</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDKR stc stc nme</div>
<div class="line">quad register</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDSP stc stc nme</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null sp</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDDP stc stc nme</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null dp</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDQP stc stc nme</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null dp</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLD256 stc stc nme</div>
<div class="line">__m256</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null dp</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL GASMLDA stc stc nme</div>
<div class="line">stc - output argument number, 0..n</div>
<div class="line">stc - optional field filled in by CG, this is the constraint used.</div>
<div class="line">nme - nme of object we’re loading</div>
<div class="line">.AT other null ar</div>
<div class="line">.CG asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL FPSAVE arlnk</div>
<div class="line">Store the frame pointer in the location whose address is specified</div>
<div class="line">by op1.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL VFENTER arlnk</div>
<div class="line">Enter a “function” which will compute the value of an expression</div>
<div class="line">used as a variable format field. op1 locates a temporary area</div>
<div class="line">used to set up the environment of the expression:</div>
<div class="line-block">
<div class="line">op1+0 – contains the fp to use for the expression</div>
<div class="line">op1+4 – where to save the current fp</div>
</div>
<div class="line">The code for VFENTER performs the following:</div>
<div class="line">1.  save current fp in addr(op1)+4</div>
<div class="line">2.  load fp from addr(op1)+0</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL VFEXIT arlnk irlnk</div>
<div class="line">Exit the variable format field function.  lnk1 locates the temporary</div>
<div class="line">area (see VFENTER).  lnk2 is the function return value. The code for</div>
<div class="line">VFEXIT performs the following:</div>
<div class="line">1.  value of lnk2 –&gt; integer function return register</div>
<div class="line">2.  restore fp from addr(lnk1)+4</div>
<div class="line">3.  return.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special ccmod</div>
<div class="line"><br /></div>
<div class="line">.IL PREFETCHNTA arlnk stc nme</div>
<div class="line">Prefetch cache line.  Non-Temporal Access - prefetch in such a way to</div>
<div class="line">minimize cache pollution.  Second operand, ‘stc’ is not used.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “prefetchnta”</div>
<div class="line"><br /></div>
<div class="line">.IL PREFETCHT0 arlnk stc nme</div>
<div class="line">Prefetch cache line into all cache levels.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “prefetcht0”</div>
<div class="line"><br /></div>
<div class="line">.IL PREFETCHW arlnk stc nme</div>
<div class="line">Prefetch cache line into L1 data cache.  Used in anticipation to subsequent</div>
<div class="line">store into the cache line.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “prefetchw”</div>
<div class="line"><br /></div>
<div class="line">.IL PREFETCH arlnk stc nme</div>
<div class="line">Prefetch cache line into L1 data cache.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “prefetch”</div>
<div class="line"><br /></div>
<div class="line">.IL LABEL sym</div>
<div class="line">This ILI represents a label ‘sym’ that is within a basic block.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PSLD arlnk xmm nme</div>
<div class="line">Load 16 bytes from aligned memory into xmm register denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movaps” move sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDLD arlnk xmm nme</div>
<div class="line">Load 16 bytes from aligned memory into xmm register denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movapd” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PILD arlnk xmm nme</div>
<div class="line">Load 16 bytes, 4 or 8 byte integer, from aligned memory into xmm register</div>
<div class="line">denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movdqa” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSLDU arlnk xmm nme</div>
<div class="line">Load 16 bytes from unaligned memory into xmm register denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movups” move sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDLDU arlnk xmm nme</div>
<div class="line">Load 16 bytes from unaligned memory into xmm register denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movupd” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PILDU arlnk xmm nme</div>
<div class="line">Load 16 bytes, 4 or 8 byte integer, from unaligned memory into xmm register</div>
<div class="line">denoted by xmm.</div>
<div class="line">.AT pload null trm ssenme</div>
<div class="line">.CG terminal “movdqu” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSLD_SCALAR arlnk xmm nme</div>
<div class="line">Move 4-byte scalar value whose address is indicated by arlnk,</div>
<div class="line">into least significant word of the 16-byte xmm register indicated by ‘xmm’.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movss”</div>
<div class="line"><br /></div>
<div class="line">.IL PDLD_LOWH arlnk xmm nme</div>
<div class="line">Load 8 bytes from memory into low half of xmm register denoted by xmm.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movlpd” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PDLD_HIGHH arlnk xmm nme</div>
<div class="line">Load 8 bytes from memory into high half of xmm register denoted by xmm.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movhpd” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PI1INSERT arlnk xmm nme stc</div>
<div class="line">SSE4.1 and AVX instruction to load an integer*1 value from ‘arlnk’ and</div>
<div class="line">insert it into ‘xmm’ at the byte offset given by ‘stc’.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pinsrb” sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PI2INSERT arlnk xmm nme stc</div>
<div class="line">SSE2 and AVX instruction to load an integer*2 value from ‘arlnk’ and</div>
<div class="line">insert it into ‘xmm’ at the word offset given by ‘stc’ (where a ‘word’</div>
<div class="line">is 2 bytes).</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pinsrw” sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PI4INSERT arlnk xmm nme stc</div>
<div class="line">SSE4.1 and AVX instruction to load an integer*4 value from ‘arlnk’ and</div>
<div class="line">insert it into ‘xmm’ at the dword offset given by ‘stc’ (where a</div>
<div class="line">‘dword’ is 4 bytes).</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pinsrd” sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PI8INSERT arlnk xmm nme stc</div>
<div class="line">SSE4.1 and AVX instruction to load an integer*8 value from ‘arlnk’ and</div>
<div class="line">insert it into ‘xmm’ at the qword offset given by ‘stc’ (where a</div>
<div class="line">‘qword’ is 8 bytes).  This instruction cannot be used on x86-32.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL PSLD_LOWH arlnk xmm nme</div>
<div class="line">Load 2 single precision values to low half of xmm register.</div>
<div class="line">This opcode and the next are used in combination, in place of “movups”</div>
<div class="line">due to a Hammer performance penalty for using “movups”.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movlps”</div>
<div class="line"><br /></div>
<div class="line">.IL PSLD_HIGHH arlnk xmm nme</div>
<div class="line">Load 2 single precision values to high half of xmm register.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movhps”</div>
<div class="line"><br /></div>
<div class="line">.IL PSST arlnk xmm nme</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into aligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movaps” move ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDST arlnk xmm nme</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into aligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movapd” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PIST arlnk xmm nme</div>
<div class="line">Store 16 bytes, 4 or 8 byte integer, from xmm register denoted by xmm</div>
<div class="line">into aligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movdqa” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSTU arlnk xmm nme</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into unaligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movups” move ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSTU arlnk xmm nme</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into unaligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movupd” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PISTU arlnk xmm nme</div>
<div class="line">Store 16 bytes, 4 or 8 byte integer, from xmm register denoted by xmm</div>
<div class="line">into unaligned memory.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movdqu” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSTS arlnk xmm nme</div>
<div class="line">Streaming store.</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into aligned memory</div>
<div class="line">bypassing cache.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movntps” move ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSTS_SCALAR arlnk xmm nme</div>
<div class="line">Scalar streaming store single precision quantity.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movntss” move ssest</div>
<div class="line"><br /></div>
<div class="line">.IL SSTS_SCALAR splnk arlnk nme stc</div>
<div class="line">Scalar streaming store single precision quantity.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movntss” move</div>
<div class="line"><br /></div>
<div class="line">.IL PDSTS arlnk xmm nme</div>
<div class="line">Streaming store.</div>
<div class="line">Store 16 bytes from xmm register denoted by xmm into aligned memory</div>
<div class="line">bypassing cache.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movntpd” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSTS_SCALAR arlnk xmm nme</div>
<div class="line">Scalar streaming store double precision quantity.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movntsd” move ssedp ssest</div>
<div class="line"><br /></div>
<div class="line">.IL DSTS_SCALAR dplnk arlnk nme</div>
<div class="line">Scalar streaming store double precision quantity.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG terminal “movntsd” move</div>
<div class="line"><br /></div>
<div class="line">.IL PISTS arlnk xmm nme</div>
<div class="line">Streaming store.  Store 16 bytes, 4 or byte integer, from xmm register</div>
<div class="line">denoted by xmm into aligned memory, bypassing cache.</div>
<div class="line">.AT pstore null trm ssenme</div>
<div class="line">.CG terminal “movntdq” move ssedp ssest sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSST_SCALAR arlnk xmm nme</div>
<div class="line">Store value from xmm register into 4-byte variable.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movss” move ssest</div>
<div class="line"><br /></div>
<div class="line">.IL PDST_LOWH arlnk xmm nme</div>
<div class="line">Store low half of xmm register into 8-byte memory location.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movsd” move ssedp ssest</div>
<div class="line"><br /></div>
<div class="line">.IL PDST_HIGHH arlnk xmm nme</div>
<div class="line">Store high half of xmm register into 8-byte memory location.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movhpd” ssedp ssest</div>
<div class="line"><br /></div>
<div class="line">.IL PSST_LOWH arlnk xmm nme</div>
<div class="line">Store 2 single precision values from low half of xmm register.</div>
<div class="line">This opcode and the next are used in combination, in place of “movups”</div>
<div class="line">due to a Hammer performance penalty for using “movups”.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movlps” ssest</div>
<div class="line"><br /></div>
<div class="line">.IL PSST_HIGHH arlnk xmm nme</div>
<div class="line">Store 2 single precision values from high half of xmm register.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “movhps” ssest</div>
<div class="line"><br /></div>
<div class="line">.IL SFENCE</div>
<div class="line">X86 sfence instruction used in conjunction with streaming stores.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG terminal “sfence”</div>
<div class="line"><br /></div>
<div class="line">.IL PSMOVX xmm xmm</div>
<div class="line">Move low order 4 byte value of xmm1 into low order 4 bytes of xmm2, without</div>
<div class="line">disturbing the other 12 bytes of xmm2.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movss”</div>
<div class="line">.SI ld double lat(4)</div>
<div class="line">.SI st double lat(3)</div>
<div class="line">.SI double lat(2)</div>
<div class="line"><br /></div>
<div class="line">.IL PSMOV xmm xmm</div>
<div class="line">Move contents of one xmm register into a 2nd xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movaps” move sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMOV xmm xmm</div>
<div class="line">Move contents of one xmm register into a 2nd xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movapd” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PIMOV xmm xmm</div>
<div class="line">Move contents of xmm register containing 4 or 8-byte integers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movdqa” move sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSDFR stc xmm</div>
<div class="line">Move 16-byte register ‘stc’ containing result of vector intrinsic function,</div>
<div class="line">into symbolic register ‘xmm’.  ‘stc’ is typically XR_XMM0.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movaps” move sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDDFR stc xmm</div>
<div class="line">Move 16-byte register ‘stc’ containing result of vector intrinsic function,</div>
<div class="line">into symbolic register ‘xmm’.  ‘stc’ is typically XR_XMM0.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movapd” move ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMV_LOWH dplnk xmm</div>
<div class="line">Move d.p. value into low half of xmm register.</div>
<div class="line">This operation is used for the streaming store optimization.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movlpd” move ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PI8MV_LOW krlnk xmm</div>
<div class="line">Move 8-byte integer value into low half of xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL PDMV_HIGHH dplnk xmm</div>
<div class="line">Move d.p. value into high half of xmm register.</div>
<div class="line">This operation is used for the streaming store optimization.</div>
<div class="line">If input operand is a register, the “unpcklpd” instruction is used</div>
<div class="line">instead.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movhpd” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PDMV_DUP dplnk xmm</div>
<div class="line">Move 1 double precision value into both high &amp; low half of xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movddup” ssedp sse_avx</div>
<div class="line">.SI double fmul lat(4)</div>
<div class="line"><br /></div>
<div class="line">.IL PSMV_LOW splnk xmm</div>
<div class="line">Load value of single precision expression into register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movss” move</div>
<div class="line"><br /></div>
<div class="line">.IL PI4MV_LOW irlnk xmm</div>
<div class="line">Move 4-byte integer into low half of xmm register.  Used to initialize an</div>
<div class="line">invariant variable in the preheader of a loop.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movd”</div>
<div class="line"><br /></div>
<div class="line">.IL MOVHLPS xmm xmm</div>
<div class="line">Move high half of sp values from one xmm register into a low half of 2nd</div>
<div class="line">xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movhlps”</div>
<div class="line"><br /></div>
<div class="line">.IL MOVLHPS xmm xmm</div>
<div class="line">Move low half of sp values from one xmm register into a high half of 2nd</div>
<div class="line">xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movlhps”</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKLPS xmm xmm</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “unpcklps”</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKHPS xmm xmm</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “unpckhps”</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKLPD xmm xmm</div>
<div class="line">Copy low halves of each operand into the destination operand.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “unpcklpd” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKHPD xmm xmm</div>
<div class="line">Copy high halves of each operand into the destination operand.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “unpckhpd” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKLDQ xmm xmm</div>
<div class="line">Take the 2 low doublewords (of 4 bytes each) of each operand and</div>
<div class="line">interleave them into the destination (i.e. second) operand.  Only used</div>
<div class="line">in AILIs on x86-32, where it is generated from an IL_PI8MV_LOW ILI.</div>
<div class="line">Not used on x86-64.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG CGonly “punpckldq” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL UNPCKLQDQ xmm xmm</div>
<div class="line">Copy low halves of each operand into the destination operand.</div>
<div class="line">Input register contain 8-byte integers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “punpcklqdq” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL HADDPS xmm xmm</div>
<div class="line">Horizontal add packed single.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “haddps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL HSUBPS xmm xmm</div>
<div class="line">Horizontal subtract packed single.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “hsubps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL HADDPD xmm xmm</div>
<div class="line">Horizontal add packed double.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “haddpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL HSUBPD xmm xmm</div>
<div class="line">Horizontal subtract packed double.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “hsubpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSHUF xmm xmm stc</div>
<div class="line">Shuffle contents of xmm registers.  Used to move value in</div>
<div class="line">least significant word into the 3 other words of a register:</div>
<div class="line">xmm1 and xmm2 denote the (same) xmm register, and stc3 is the</div>
<div class="line">immediate constant 0.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “shufps” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PDSHUF xmm xmm stc</div>
<div class="line">Shuffle contents of xmm registers.  Used to switch 2 d.p. values</div>
<div class="line">in register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “shufpd” asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI4SHUF xmm xmm stc</div>
<div class="line">Shuffle contents of xmm register containing 4-byte integers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “pshufd” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PTEST xmm xmm</div>
<div class="line">This sets the ZF flag if the bitwise AND of all the bits in the xmm</div>
<div class="line">register operands is 0, otherwise it clears the ZF flag, and it sets</div>
<div class="line">the CF flag if the bitwise ANDN of all the bits in the operands is 0,</div>
<div class="line">otherwise it clears the CF flag.  Due to the latter operation its</div>
<div class="line">operands are not commutative.  It clears the AF, OF, PF and SF flags.</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG “ptest” ccmod sse_avx asm_special</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI4ADD arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “paddd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4SUBR arlnk xmm nme</div>
<div class="line">Integer reverse-subtract.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “psubd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4AND arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pand” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4ANDN arlnk xmm nme</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pandn” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4OR arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “por” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4XOR arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pxor” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4MAX arlnk xmm nme</div>
<div class="line">SSE4.1 packed signed dword integer maximum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pmaxsd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4MIN arlnk xmm nme</div>
<div class="line">SSE4.1 packed signed dword integer minimum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pminsd” sse_avx</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI8ADD arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “paddq” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8SUBR arlnk xmm nme</div>
<div class="line">Integer reverse-subtract.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “psubq” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8AND arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pand” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8ANDN arlnk xmm nme</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pandn” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8OR arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “por” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8XOR arlnk xmm nme</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pxor” sse_avx</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI4ADDX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “paddd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4SUBRX xmm xmm</div>
<div class="line">Integer reverse-subtract.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psubd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4ANDX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pand” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4ANDNX xmm xmm</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “pandn” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4ORX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “por” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4XORX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pxor” sse_avx</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI8ADDX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “paddq” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8SUBRX xmm xmm</div>
<div class="line">Integer reverse-subtract.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psubq” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8ANDX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pand” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8ANDNX xmm xmm</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “pandn” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8ORX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “por” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI8XORX xmm xmm</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pxor” sse_avx</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PI4CMPX xmm xmm stc</div>
<div class="line">Vector dword integer compare; stc is the compare code;</div>
<div class="line">one of the instructions pcmpXXd is generated for this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PI8CMPX xmm xmm stc</div>
<div class="line">Vector qword integer compare; stc is the compare code;</div>
<div class="line">one of the instructions pcmpXXq is generated for this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PI4MAXX xmm xmm</div>
<div class="line">SSE4.1 packed signed dword integer maximum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pmaxsd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PI4MINX xmm xmm</div>
<div class="line">SSE4.1 packed signed dword integer minimum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pminsd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PUI4MAXX xmm xmm</div>
<div class="line">SSE4.1 packed unsigned dword integer maximum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pmaxud”</div>
<div class="line"><br /></div>
<div class="line">.IL PUI4MINX xmm xmm</div>
<div class="line">SSE4.1 packed unsigned dword integer minimum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “pminud”</div>
<div class="line"><br /></div>
<div class="line">.IL PUI4MAX arlnk xmm nme</div>
<div class="line">SSE4.1 packed unsigned dword integer maximum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pmaxud”</div>
<div class="line"><br /></div>
<div class="line">.IL PUI4MIN arlnk xmm nme</div>
<div class="line">SSE4.1 packed unsigned dword integer minimum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “pminud”</div>
<div class="line"><br /></div>
<div class="line">.IL PSADD arlnk xmm nme</div>
<div class="line">Perform 4 single-precision floating-point adds of the 4 values</div>
<div class="line">in the 16-byte aligned memory location denoted by arlnk, and</div>
<div class="line">the 4 values in the xmm register denoted by xmm.</div>
<div class="line">The results are placed in xmm register ‘xmm’.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “addps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSUBR arlnk xmm nme</div>
<div class="line">Reverse subtract: computes ‘xmm’ - ‘arlnk’, result placed in the</div>
<div class="line">xmm register denoted by ‘xmm’.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “subps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMUL arlnk xmm nme</div>
<div class="line">Multiply contents of memory and 16-byte xmm register.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “mulps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSDIVR arlnk xmm nme</div>
<div class="line">Reverse divide: op2/op1 -&gt; op2.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “divps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSAND arlnk xmm nme</div>
<div class="line">Bitwise AND operation on s.p. values - used to implement absolute value.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “andps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSXOR arlnk xmm nme</div>
<div class="line">Bitwise XOR operation on s.p. values.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “xorps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMAX arlnk xmm nme</div>
<div class="line">Single-precision packed maximum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “maxps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMIN arlnk xmm nme</div>
<div class="line">Single-precison packed minimum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “minps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSQRT arlnk xmm nme</div>
<div class="line">Compute square root of 4 s.p. values in memory and put result into</div>
<div class="line">xmm register denoted by xmm.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “sqrtps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL RCPPS arlnk xmm nme</div>
<div class="line">Compute single-precision approximations to reciprocal.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “rcpps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL RSQRTPS arlnk xmm nme</div>
<div class="line">Compute single-precision approximations to reciprocal square root.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “rsqrtps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL CMPNEQPS arlnk xmm nme</div>
<div class="line">Used for single-precision sqrt approximation.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “cmpneqps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSADDX xmm xmm</div>
<div class="line">Perform 4 single-precision floating point additions of the 4</div>
<div class="line">values in xmm register xmm1 and the 4 values in register xmm2.</div>
<div class="line">The results are placed in register xmm2.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “addps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSUBRX xmm xmm</div>
<div class="line">Reverse-subtract contents of two 16-byte xmm registers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “subps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMULX xmm xmm</div>
<div class="line">Multiply contents of two 16-byte xmm registers.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “mulps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSDIVRX xmm xmm</div>
<div class="line">Reverse-divide contents of two 16-byte xmm registers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “divps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSANDX xmm xmm</div>
<div class="line">Bitwise AND operation on s.p. values - used to implement absolute value.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “andps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSANDNX xmm xmm</div>
<div class="line">Bitwise ANDNOT operation on s.p. values.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “andnps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSORX xmm xmm</div>
<div class="line">Bitwise OR operation on s.p. values.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “orps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSXORX xmm xmm</div>
<div class="line">Compute bitwise exclusive-OR of two xmm registers and place result</div>
<div class="line">in second register.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “xorps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMAXX xmm xmm</div>
<div class="line">Single precision packed maximum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “maxps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSMINX xmm xmm</div>
<div class="line">Single precision packed minimum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “minps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSSQRTX xmm xmm</div>
<div class="line">Compute square root of 4 s.p. values in 1st xmm register and put result into</div>
<div class="line">2nd xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “sqrtps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL RCPPSX xmm xmm</div>
<div class="line">Compute single-precision approximations to reciprocal.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “rcpps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL RSQRTPSX xmm xmm</div>
<div class="line">Compute single-precision approximations to reciprocal square root.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “rsqrtps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL CMPNEQPSX xmm xmm</div>
<div class="line">Used for single-precision square root approximation.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “cmpneqps” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSCMPX xmm xmm stc</div>
<div class="line">Vector compare of single precision values.  ‘stc’ is comparison code.</div>
<div class="line">One of the instructions cmpXXps is generated for this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PDADD arlnk xmm nme</div>
<div class="line">Perform 2 double-precision floating-point adds of the 2 values</div>
<div class="line">in the 16-byte aligned memory location denoted by arlnk, and</div>
<div class="line">the 2 values in the xmm register denoted by xmm.</div>
<div class="line">The results are placed in xmm register ‘xmm’.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “addpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSUBR arlnk xmm nme</div>
<div class="line">Reverse subtract: computes ‘xmm’ - ‘arlnk’, result placed in the</div>
<div class="line">xmm register denoted by ‘xmm’.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “subpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMUL arlnk xmm nme</div>
<div class="line">Multiply contents of memory and 16-byte xmm register.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “mulpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDDIVR arlnk xmm nme</div>
<div class="line">Reverse divide: op2/op1 -&gt; op2.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “divpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDAND arlnk xmm nme</div>
<div class="line">Bitwise AND operation on d.p. values - used to implement absolute value.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “andpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDXOR arlnk xmm nme</div>
<div class="line">Bitwise XOR operation on d.p. values.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “xorpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMAX arlnk xmm nme</div>
<div class="line">Double precision packed maximum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “maxpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMIN arlnk xmm nme</div>
<div class="line">Double precision packed minimum.</div>
<div class="line">.AT other comm trm ssenme</div>
<div class="line">.CG terminal “minpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSQRT arlnk xmm nme</div>
<div class="line">Compute square root of 2 d.p. values in memory and put result into</div>
<div class="line">xmm register denoted by xmm.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “sqrtpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDADDX xmm xmm</div>
<div class="line">Perform 2 double-precision floating point additions of the 2</div>
<div class="line">values in xmm register xmm1 and the 2 values in register xmm2.</div>
<div class="line">The results are placed in register xmm2.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “addpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSUBRX xmm xmm</div>
<div class="line">Reverse-subtract contents of two 16-byte xmm registers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “subpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PSADDSUBX xmm xmm</div>
<div class="line">Perform single-precision floating point additions of the 2</div>
<div class="line">values in xmm register xmm1 and the 2 values in register xmm2.</div>
<div class="line">The results are placed in register xmm2.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “addsubps”  sse_avx</div>
<div class="line">.SI double fadd lat(5:7)</div>
<div class="line"><br /></div>
<div class="line">.IL PDADDSUBX xmm xmm</div>
<div class="line">Perform double-precision floating point additions of the 2</div>
<div class="line">values in xmm register xmm1 and the 2 values in register xmm2.</div>
<div class="line">The results are placed in register xmm2.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “addsubpd” ssedp sse_avx</div>
<div class="line">.SI double fadd lat(5:7)</div>
<div class="line"><br /></div>
<div class="line">.IL MOVSHDUPX xmm</div>
<div class="line">Move packed single precision and duplicate high.  Used to get imaginary part of single complex.</div>
<div class="line">Source can be memory.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movshdup” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL MOVSLDUPX xmm</div>
<div class="line">Move packed single precision and duplicate low.  Can be used to get real part of single complex.</div>
<div class="line">Source can be memory.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “movsldup” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMULX xmm xmm</div>
<div class="line">Multiply contents of two 16-byte xmm registers.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “mulpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDDIVRX xmm xmm</div>
<div class="line">Reverse-divide contents of two 16-byte xmm registers.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “divpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDANDX xmm xmm</div>
<div class="line">Bitwise AND operation on d.p. values - used to implement absolute value.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “andpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDANDNX xmm xmm</div>
<div class="line">Bitwise ANDNOT operation on d.p. values.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “andnpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDORX xmm xmm</div>
<div class="line">Bitwise OR operation on d.p. values.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “orpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDXORX xmm xmm</div>
<div class="line">Compute bitwise exclusive-OR of two xmm registers and place result</div>
<div class="line">in second register.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “xorpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMAXX xmm xmm</div>
<div class="line">Double precision packed maximum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “maxpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDMINX xmm xmm</div>
<div class="line">Double precision packed minimum.</div>
<div class="line">.AT other comm trm</div>
<div class="line">.CG terminal “minpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDSQRTX xmm xmm</div>
<div class="line">Compute square root of 2 d.p. values in 1st xmm register and put result into</div>
<div class="line">2nd xmm register.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “sqrtpd” ssedp sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL PDCMPX xmm xmm stc</div>
<div class="line">Vector compare of double precision values.  ‘stc’ is comparison code.</div>
<div class="line">One of the instructions cmpXXpd is generated for this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PSLLSH irlnk xmm</div>
<div class="line">Shift packed 4-byte integers left.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “pslld”</div>
<div class="line"><br /></div>
<div class="line">.IL PSRLSH irlnk xmm</div>
<div class="line">Shift packed 4-byte integers logical right (zero fill).</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psrld”</div>
<div class="line"><br /></div>
<div class="line">.IL PSRASH irlnk xmm</div>
<div class="line">Shift packed 4-byte integers arithmetically right (sign extend).</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psrad”</div>
<div class="line"><br /></div>
<div class="line">.IL PDLLSH irlnk xmm</div>
<div class="line">Shift packed 8-byte integers left.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psllq” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PDRLSH irlnk xmm</div>
<div class="line">Shift packed 8-byte integers logical right (zero fill).</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “psrlq” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PDRASH irlnk xmm</div>
<div class="line">Shift packed 8-byte integers arithmetically right (sign extend).</div>
<div class="line">NO SUCH INSTRUCTION.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG terminal “psraq” ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PBBLENDX xmm xmm xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Bytes</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “pblendvb” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PSBLENDX xmm xmm xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Single Precision Floating-Point Values</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “blendvps” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PDBLENDX xmm xmm xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Double Precision Floating-Point Values</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “blendvpd” asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PBBLEND arlnk xmm nme xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Bytes</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “pblendvb” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PSBLEND arlnk xmm nme xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Single Precision Floating-Point Values</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “blendvps” asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PDBLEND arlnk xmm nme xmm</div>
<div class="line">SSE4.1 Variable Blend Packed Double Precision Floating-Point Values</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal “blendvpd” asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL VFEXTRACT128X xmm xmm stc</div>
<div class="line">An AVX-only ILI.  Extract 128 bits of packed floating-point values</div>
<div class="line">from xmm1 (a ymm register) at an offset determined by stc (0 = bits</div>
<div class="line">0:127 of xmm1, 1 = bits 128:255 of xmm1), and store the result in xmm2</div>
<div class="line">(an xmm register).</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “vextractf128” avx_only asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL VFINSERT128X xmm xmm xmm stc</div>
<div class="line">Insert 128-bits of packed floatingpoint values from xmm1 and</div>
<div class="line">the remaining values from xmm2(ymm register) into xmm3(ymm register)</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal “vinsertf128” avx_only asm_special</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL PDFMA arlnk xmm nme xmm</div>
<div class="line">A packed double-precision FMA3 or FMA4 instruction which computes:</div>
<div class="line-block">
<div class="line">dest = &lt;sign&gt; (src1 * src2) &lt;addop&gt; src3</div>
</div>
<div class="line">where:</div>
<div class="line-block">
<div class="line">arlink = src2 or src3</div>
<div class="line">xmm1   = src1</div>
<div class="line">xmm2   = ((arlnk == src2) ? src3 : src2)</div>
</div>
<div class="line">.br</div>
<div class="line">Since ILIs have a maximum of 4 operands this ILI is always immediately</div>
<div class="line">preceded by an FMATYPE ILI which provides other information about the</div>
<div class="line">FMA instruction, namely (i) flags to specify the values of &lt;sign&gt;</div>
<div class="line">(+/-) and &lt;addop&gt; (+/-), and to indicate whether ‘arlnk’ corresponds</div>
<div class="line">to ‘src2’ or ‘src3’, and (ii) the ‘dest’ operand.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PDFMAX xmm xmm xmm xmm</div>
<div class="line">A packed double-precision FMA3 or FMA4 instruction which computes:</div>
<div class="line-block">
<div class="line">dest = &lt;sign&gt; (src1 * src2) &lt;addop&gt; src3</div>
</div>
<div class="line">where:</div>
<div class="line-block">
<div class="line">xmm1 = src1</div>
<div class="line">xmm2 = src2</div>
<div class="line">xmm3 = src3</div>
<div class="line">xmm4 = dest</div>
</div>
<div class="line">.br</div>
<div class="line">Note, for FMA3 ‘dest’ must be the same as one of the source operands.</div>
<div class="line">.br</div>
<div class="line">Since ILIs have a maximum of 4 operands this ILI is always immediately</div>
<div class="line">preceded by an FMATYPE ILI which specifies the values of &lt;sign&gt; (+/-)</div>
<div class="line">and &lt;addop&gt; (+/-).</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special ssedp</div>
<div class="line"><br /></div>
<div class="line">.IL PSFMA arlnk xmm nme xmm</div>
<div class="line">This is the same as PDFMA except that it specifies a packed single</div>
<div class="line">precision FMA3 or FMA4 instruction.</div>
<div class="line">.AT other null trm ssenme</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL PSFMAX xmm xmm xmm xmm</div>
<div class="line">This is the same as PDFMAX except that it specifies a packed single</div>
<div class="line">precision FMA3 or FMA4 instruction.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL FMATYPE stc xmm</div>
<div class="line">This provides extra information about the immediately following PDFMA,</div>
<div class="line">PDFMAX, PSFMA or PSFMAX ILI.  Its operands are:</div>
<div class="line">.br</div>
<div class="line">stc = a set of flags which specify the values of &lt;sign&gt; (+/-) and</div>
<div class="line-block">
<div class="line">&lt;addop&gt; (+/-), and for PDFMA and PSFMA, whether arlnk is src2 or</div>
<div class="line">src3.  The flags are defined by ‘FMA_…’ macros in “ili.h”.</div>
</div>
<div class="line">.br</div>
<div class="line">xmm = the ‘dest’ operand for PDFMA or PSFMA, or 0 for PDFMAX and PSFMAX.</div>
<div class="line-block">
<div class="line">For FMA3 ‘dest’ must be the same as one of the source operands,</div>
<div class="line">i.e. one of the xmm operands in the PDFMA or PSFMA ILI.</div>
</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL CLTD</div>
<div class="line">Used with signed integer divide/mod instruction.</div>
<div class="line">.AT other null ir</div>
<div class="line">.CG CGonly “cltd” ccmod asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL CQTO</div>
<div class="line">Not used by X86_32 compiler</div>
<div class="line">.AT other null kr</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL CMOV</div>
<div class="line">Conditionally copy op2 into op1 based on condition codes.</div>
<div class="line">.AT load null ir</div>
<div class="line">.CG CGonly asm_special “cmov”</div>
<div class="line"><br /></div>
<div class="line">.IL CMOVSP</div>
<div class="line">Single precision conditional move.  Expanded by the CG.</div>
<div class="line">.AT load null sp</div>
<div class="line">.CG CGonly asm_special “movss”</div>
<div class="line"><br /></div>
<div class="line">.IL CMOVDP</div>
<div class="line">Double precision conditional move.  Expanded by the CG.</div>
<div class="line">.AT load null dp</div>
<div class="line">.CG CGonly asm_special “movsd”</div>
<div class="line"><br /></div>
<div class="line">.IL CMOVSCMPLX</div>
<div class="line">Single precision complex conditional move.  Expanded by the CG.</div>
<div class="line">.AT load null cs</div>
<div class="line">.CG CGonly asm_special “movsd”</div>
<div class="line"><br /></div>
<div class="line">.IL CMOVDCMPLX</div>
<div class="line">Double precision complex conditional move.  Expanded by the CG.</div>
<div class="line">.AT load null cd</div>
<div class="line">.CG CGonly asm_special “movupd”</div>
<div class="line"><br /></div>
<div class="line">.IL CMOVLPD</div>
<div class="line">Same as CMOVDP, but used when “movlpd” is preferred.</div>
<div class="line">.AT load null dp</div>
<div class="line">.CG CGonly asm_special “movlpd”</div>
<div class="line"><br /></div>
<div class="line">.IL CSETB</div>
<div class="line">Conditional set of a byte</div>
<div class="line">.AT store null ir</div>
<div class="line">.CG CGonly asm_special “set”</div>
<div class="line">.SI ld direct lat(4)</div>
<div class="line">.SI direct lat(1)</div>
<div class="line"><br /></div>
<div class="line">.IL INC</div>
<div class="line">Increment integer register or memory operand.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG CGonly ccarith “inc”</div>
<div class="line"><br /></div>
<div class="line">.IL DEC</div>
<div class="line">Decrement integer register or memory operand.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG CGonly ccarith “dec”</div>
<div class="line"><br /></div>
<div class="line">.IL LEA irlnk stc</div>
<div class="line">32-bit load effective address instruction.  This only appears in the</div>
<div class="line">linear and attributed ILIs, not the shared ILIs.  The LILI is created</div>
<div class="line">by ‘cglinear.c:optimize_imul()’, in which case ‘irlnk’ is used as both</div>
<div class="line">the base and index register, and ‘stc’ is the shift count, which may</div>
<div class="line">be 1, 2, 4 or 8.  The AILI may be generated from a LEA LILI or it may</div>
<div class="line">be created by a peephole optimisation.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG CGonly “lea” ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL KLEA krlnk stc</div>
<div class="line">Used by the 64-bit compiler only.</div>
<div class="line">.AT arth null kr cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL MOV</div>
<div class="line">Synonym for LD and ST, and register to register moves.</div>
<div class="line">.AT move null ir cse</div>
<div class="line">.CG CGonly “mov” move</div>
<div class="line"><br /></div>
<div class="line">.IL MOVABS</div>
<div class="line">Not used by X86_32 compiler</div>
<div class="line">.AT move null ir cse</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL BIH stc stc</div>
<div class="line">Created by the code generator to represent, in the linear ili and the AILI,</div>
<div class="line">the beginning of a basic block.  The first operand is the bih number, and</div>
<div class="line">the second is the label symbol table pointer, if any.</div>
<div class="line">.AT other null trm dom</div>
<div class="line">.CG CGonly terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL DEF</div>
<div class="line">Placed into the AILI to indicate the definition of a register which is</div>
<div class="line">otherwise not explicitly defined (by appearing in the ‘dest’ field of</div>
<div class="line">some aili).  The register allocators need this information in certain</div>
<div class="line">cases.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG CGonly asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL USE</div>
<div class="line">Placed into the AILI to indicate the use of a register which is otherwise</div>
<div class="line">not explicitly used.  The register allocators need to know this in order</div>
<div class="line">to avoid a conflicting register allocation, etc.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG CGonly asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL STACK_ADJ</div>
<div class="line">Placed into the AILI to indicate that the stack pointer has been</div>
<div class="line">modified by the value specified in the src1 field of the aili.</div>
<div class="line">No code is generated for this ili.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG CGonly asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL ALLOC krlnk</div>
<div class="line">Allocate memory for a C or C++ variable length array.</div>
<div class="line">‘krlnk’ is the size.  Result is the address of the allocated memory.</div>
<div class="line">.AT arth null ar</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL DEALLOC arlnk</div>
<div class="line">Deallocate memory that was allocated by ALLOC.</div>
<div class="line">‘arlnk’ is the memory address.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ALLOCA krlnk</div>
<div class="line">Allocate memory with alloca</div>
<div class="line">‘krlnk’ is the size.  Result is the address of the allocated memory.</div>
<div class="line">.AT arth null ar</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CFA arlnk nme</div>
<div class="line">Materialize the outer call frame address as a builtin.  This is</div>
<div class="line">placed into a load address register from a memory location whose address</div>
<div class="line">is represented by op1.</div>
<div class="line">.AT other null ar cse</div>
<div class="line">.CG ‘l’ asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL EHRET arlnk nme</div>
<div class="line">Materialize the return address of the caller as a builtin.  This is</div>
<div class="line">placed into a load address register from a memory location whose address</div>
<div class="line">is represented by op1.</div>
<div class="line">.AT other null ar cse</div>
<div class="line">.CG ‘l’ asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL EHREGS</div>
<div class="line">Materialize the return address of the caller as a builtin.  This is</div>
<div class="line">placed into a load address register from a memory location whose address</div>
<div class="line">is represented by op1.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG terminal asm_special</div>
<div class="line"><br /></div>
<div class="line">.IL EHREGST sym sym</div>
<div class="line">Store implicit registers into the syms: catch_clause and caught_object</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG asm_special terminal</div>
<div class="line"><br /></div>
<div class="line">.IL EHREGLD sym sym</div>
<div class="line">Materialize the syms: catch_clause and caught_object into the two symbols</div>
<div class="line">from implicit registers</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG asm_special terminal</div>
<div class="line"><br /></div>
<div class="line">.IL EHRESUME sym sym</div>
<div class="line">Resume propagation of an existing in-flight exception whose unwinding was</div>
<div class="line">interrupted to run some cleanup code.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG asm_special terminal</div>
<div class="line"><br /></div>
<div class="line">.IL ACCEL lnk</div>
<div class="line">Start a block of code to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ENDACCEL lnk</div>
<div class="line">End a block of code to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCKERNELS lnk</div>
<div class="line">Start a block of kernels to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDKERNELS lnk</div>
<div class="line">End a block of kernels to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPAR lnk</div>
<div class="line">Start a block of parallel code to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDPAR lnk</div>
<div class="line">End a block of parallel code to be targeted for accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSCALARREG lnk</div>
<div class="line">Start a block of code to run as a scalar kernel on the accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDSCALARREG</div>
<div class="line">End a block of code to run as a scalar kernel on the accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSERIAL lnk</div>
<div class="line">Start a block of code to run as a serial kernel on the accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDSERIAL</div>
<div class="line">End a block of code to run as a serial kernel on the accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCELLP lnk</div>
<div class="line">The following loop is to be targeted for the accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSLOOP lnk stc</div>
<div class="line">The following loop in a serial region is to be targeted for the accelerator</div>
<div class="line">The second operand is one when this loop is tightly nested in the compute construct, and zero otherwise;</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCKLOOP lnk stc</div>
<div class="line">The following loop in a kernels region is to be targeted for the accelerator</div>
<div class="line">The second operand is one when this loop is tightly nested in the compute construct, and zero otherwise;</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPLOOP lnk stc</div>
<div class="line">The following loop in a parallel region is to be targeted for the accelerator</div>
<div class="line">The second operand is one when this loop is tightly nested in the compute construct, and zero otherwise;</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCATTACH lnk lnk lnk sym</div>
<div class="line">Attach the pointer/allocatable member in an aggregate structure data variable</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDETACH lnk lnk lnk sym</div>
<div class="line">Detach the pointer/allocatable member in an aggregate structure data variable</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCOPY lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be copied from host to device and back</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCOPYIN lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be copied from host to device</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCOPYOUT lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be copied from device to host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLOCAL lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be allocated on the device but not copied</div>
<div class="line">to or from the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCREATE lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be allocated on the device but not copied</div>
<div class="line">to or from the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ACCDELETE lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be deleted from the device but not copied</div>
<div class="line">to or from the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPDELETE lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be deleted from the device but not copied, unless in a data region</div>
<div class="line">to or from the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPRESENT lnk lnk lnk sym stc</div>
<div class="line">Variable or array must be present on the device</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPCOPY lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will be copied</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPCOPYIN lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will be copied in</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPCOPYOUT lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will be copied out</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPCREATE lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will be allocated,</div>
<div class="line">but not copied</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPNOT lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will NOT be allocated</div>
<div class="line">nor copied.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth argument is the symbol that points to the device copy, if there is such</div>
<div class="line">a symbol.</div>
<div class="line">Fifth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCNO_CREATE lnk lnk lnk sym stc</div>
<div class="line">Variable or array may be present on the device, but if not will NOT be allocated</div>
<div class="line">nor copied.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth argument is the symbol that points to the device copy, if there is such</div>
<div class="line">a symbol.</div>
<div class="line">Fifth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATEHOST lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to host.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATESELF lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to the current thread.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATEDEV lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from host to device.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATEHOSTIFP lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to host, if present.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATESELFIFP lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to the current thread, if present.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATEDEVIFP lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from host to device, if present.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUPDATE lnk</div>
<div class="line">Head of a list of update clauses</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL PCASTCOMPARE lnk</div>
<div class="line">Head of a list of PCAST compare clauses.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCOMPARE lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to host.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL PGICOMPARE lnk lnk lnk stc</div>
<div class="line">Variable or array will be copied from device back to host.</div>
<div class="line">First link is to next clause.</div>
<div class="line">Second link is to the array bounds.</div>
<div class="line">Third link is to ACCSYMLNK.</div>
<div class="line">Fourth arg is the policy index</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPRIVATE lnk lnk lnk</div>
<div class="line">Variable or array is private to an iteration of the loop or to a worker</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCFIRSTPRIV lnk lnk lnk</div>
<div class="line">Variable or array is private to the workers, but initialize with values from the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCACHE lnk lnk lnk</div>
<div class="line">The compiler should move the array to the highest level of the</div>
<div class="line">software-managed cache</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDEVICEPTR lnk lnk lnk sym stc</div>
<div class="line">Variable or array will be copied from device to host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCAUTO lnk stc</div>
<div class="line">The execution mode will be selected by the compiler (gang/worker/vector/seq)</div>
<div class="line">First link is to next clause.</div>
<div class="line">Last argument is the device_type argument.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ACCVECTOR lnk lnk stc</div>
<div class="line">The iterations of the loop will be executed in vector mode on the accelerator</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPARALLEL lnk lnk stc</div>
<div class="line">The iterations of the loop will be executed in parallel on the accelerator</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCGANG lnk lnk stc stc</div>
<div class="line">The iterations of the loop will be executed in across gangs on the accelerator.</div>
<div class="line">First argument is the link to the next clause.</div>
<div class="line">Second argument is the number of gangs.</div>
<div class="line">Third argument is the device_type argument.</div>
<div class="line">Fourth argument is the dimension, where the default is dimension zero (cuda X dimension).</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCGANGCHUNK lnk lnk stc</div>
<div class="line">The gang static-scheduling chunk size.</div>
<div class="line">First argument is the link to the next clause.</div>
<div class="line">Second argument is the chunk size.</div>
<div class="line">Last argument is the device_type argument.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCWORKER lnk lnk stc</div>
<div class="line">The iterations of the loop will be executed in across workers on the accelerator</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSEQ lnk lnk stc</div>
<div class="line">The iterations of the loop will be executed sequentially on the accelerator</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCHOST lnk lnk stc</div>
<div class="line">The iterations of the loop will be executed on the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSHORTLOOP lnk stc</div>
<div class="line">Trip count is less than the maximum size of a vector operation</div>
<div class="line">(for vector schedule) or less than the maximum number of</div>
<div class="line">simultaneously active parallel iterations (for parallel schedule)</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ACCTILE lnk lnk stc stc</div>
<div class="line">Tile this loop.</div>
<div class="line">First link is to the next clause.</div>
<div class="line">Second link is to a list of ACCSIZE ILI.</div>
<div class="line">Third argument is the tile depth.</div>
<div class="line">Last argument is the device_type argument.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSIZE lnk lnk</div>
<div class="line">A size expression.</div>
<div class="line">The first link is to the next size expression, if any, or to NULL.</div>
<div class="line">The second link is the expression, if any, or to NULL.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCINDEPENDENT lnk</div>
<div class="line">The iterations of the loop are data-independent</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCNUMGANGS lnk lnk stc stc</div>
<div class="line">How many gangs to instantiate</div>
<div class="line">First link is the link to the next clause.</div>
<div class="line">Second argument is the number of gangs.</div>
<div class="line">Third argument is the device_type argument.</div>
<div class="line">Fourth argument is the dimension, where the default is dimension zero (cuda X dimension).</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCNUMWORKERS lnk lnk stc</div>
<div class="line">How many workers to instantiate</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCVLENGTH lnk lnk stc</div>
<div class="line">How long a vector to instantiate</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCIF lnk lnk</div>
<div class="line">Region will execute conditionally on host or accelerator.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDEVID lnk lnk stc</div>
<div class="line">Device ID of the device to use for this directive or construct.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUNROLL lnk lnk stc stc</div>
<div class="line">Control loop unrolling; the 3rd element tells whether it’s the parallel, vector, or sequential loop to be unrolled</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCKERNEL lnk</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCTRIPLE lnk lnk lnk lnk</div>
<div class="line">Specify bounds of sub-arrays in accelerator clauses.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDATAREG lnk</div>
<div class="line">Generate data movement to/from accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENTERDATA lnk</div>
<div class="line">Generate data movement at enter data directive</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCEXITDATA lnk</div>
<div class="line">Generate data movement at exit data directive</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCFINALEXITDATA lnk</div>
<div class="line">Generate data movement at exit data directive with finalize clause.</div>
<div class="line">Link to list of arguments.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDDATAREG</div>
<div class="line">Generate matching data movement to/from accelerator</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPHI lnk stc stc</div>
<div class="line">PHI operator used in accelerator optimizing code generator.</div>
<div class="line">Link points to ACCPHILINK, and the 2nd operand is a symbol numbering.</div>
<div class="line">3rd operand is nonzero for loop header phi</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLHPHI lnk stc</div>
<div class="line">PHI operator for loop headers used in accelerator optimizing code generator.</div>
<div class="line">Link points to ACCPHILINK, and the 2nd operand is a symbol numbering.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCPHILINK lnk lnk</div>
<div class="line">PHI operator for loop headers used in accelerator optimizing code generator.</div>
<div class="line">First link is to next PHILINK, 2nd link is the chain to the reaching def.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCINIT</div>
<div class="line">Dummy initial value for factored use-def chains.</div>
<div class="line">First link is to next PHILINK, 2nd link is the chain to the reaching def.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ACCVAR stc</div>
<div class="line">Used in accelerator optimizing code generator, a builtin variable ref.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLDSYM stc stc</div>
<div class="line">Used in accelerator optimizing code generator, a load of a temp variable</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSTSYM lnk stc stc</div>
<div class="line">Used in accelerator optimizing code generator, a load of a temp variable</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCIVAL stc stc</div>
<div class="line">Used in accelerator optimizing code generator, a literal constant;</div>
<div class="line">uses two operands to hold an ISZ_T value.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCJSR stc lnk</div>
<div class="line">Used in accelerator optimizing code generator, special routine call</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCRETURN stc lnk</div>
<div class="line">Used in accelerator optimizing code generator, return value from a function call</div>
<div class="line">Short constant holds the return datatype.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLOR lnk lnk</div>
<div class="line">Used in accelerator optimizing code generator, logical OR</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCAST lnk stc</div>
<div class="line">Used in accelerator optimizing code generator, type casting</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCJMP lnk sym</div>
<div class="line">Used in accelerator optimizing code generator, conditional jump</div>
<div class="line">The ‘sym’ is a normally an ACBLK index.  During linearization, the ‘stc’ will</div>
<div class="line">be a symbol index if positive and an ACBLK index negated if negative, until</div>
<div class="line">‘acc_replace_labels’.</div>
<div class="line">.AT branch null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCARG lnk lnk</div>
<div class="line">Used in accelerator optimizing code generator, argument list</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCBOUND lnk lnk stc stc</div>
<div class="line">Used in accelerator optimizing code generator, array bounds check.</div>
<div class="line">Fields are subscript expression, ACCBOUND2, line number, array symbol</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCBOUND2 lnk lnk stc</div>
<div class="line">Used in accelerator optimizing code generator, array bounds check.</div>
<div class="line">Fields are lower bound, upper bound, subscript number.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCWAIT lnk stc</div>
<div class="line">Used in accelerator code, wait on the host for each kernel to finish</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ACCNOWAIT lnk</div>
<div class="line">Used in accelerator code, don’t wait on the host for each kernel to finish</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ACCASYNC lnk lnk stc</div>
<div class="line">Used in accelerator code, perform this activity asynchronously</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ACCWAITDIR lnk</div>
<div class="line">Used in accelerator code, wait on the host for async activities to finish</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ACCWAITARG lnk lnk stc</div>
<div class="line">Used in accelerator code, wait on the host for async activities to finish</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLOOP lnk stc sym</div>
<div class="line">Used in accelerator code, to generate an explicit ‘vector’ loop.</div>
<div class="line">The first argument is the trip count, the second is an accelerator symbol number of the loop variable.</div>
<div class="line">The third argument is the label of the exit branch.</div>
<div class="line">.AT branch null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDLOOP sym</div>
<div class="line">Used in accelerator code, to end an explicit ‘vector’ loop.</div>
<div class="line">The argument is the label of the top of the loop.</div>
<div class="line">.AT branch null trm</div>
<div class="line">.CG notCG notAILI accel</div>
<div class="line"><br /></div>
<div class="line">.IL KERNEL lnk</div>
<div class="line">Start a nest of loops to be turned into CUDA kernels</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ENDKERNEL lnk</div>
<div class="line">End a nest of loops to be turned into CUDA kernels</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL KERNELBLOCK lnk lnk stc</div>
<div class="line">Block size for one kernel loop.</div>
<div class="line">The constant is the loop nest level.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL KERNELGRID lnk lnk stc</div>
<div class="line">Grid size for one kernel loop.</div>
<div class="line">The constant is the loop nest level.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL KERNELNEST lnk stc</div>
<div class="line">nest depth of kernel loops</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL KERNELSTREAM lnk stc</div>
<div class="line">stream argument to CUF kernel</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL KERNELDEVICE lnk stc</div>
<div class="line">device argument to CUF kernel</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ACCIMPDATAREG lnk stc</div>
<div class="line">Generate data movement to/from accelerator.</div>
<div class="line">This is for the implicit data region; the constant is normally zero,</div>
<div class="line">but is ‘1’ when there is a need for a pgi_cu_init call regardless of</div>
<div class="line">whether there is any data to move or allocate</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDIMPDATAREG stc</div>
<div class="line">Generate matching data movement to/from accelerator</div>
<div class="line">This is for the implicit data region</div>
<div class="line">The short constant tells how many implicit data regions were generated</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCMIRROR lnk lnk lnk sym</div>
<div class="line">Variable or array will be mirrored on the device as on the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCREFLECT lnk lnk lnk sym</div>
<div class="line">Variable or array has been reflected on the device as on the host</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCREDUCTION lnk lnk lnk stc</div>
<div class="line">Variable is a reduction variable.  ‘stc’ is the operator.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCACHEDIR lnk stc</div>
<div class="line">Accelerator CACHE directive.</div>
<div class="line">The ‘stc’ argument is normally zero, but is set to ‘1’ if this is a ‘readonly’ cache directive.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCACHEARG lnk lnk lnk</div>
<div class="line">Accelerator CACHE argument.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCHOSTDATA lnk</div>
<div class="line">Begin host data region.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCENDHOSTDATA</div>
<div class="line">End host data region.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUSEDEVICE lnk lnk lnk sym</div>
<div class="line">Use the device address of a variable or array.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCUSEDEVICEIFP lnk lnk lnk sym</div>
<div class="line">Use the device address of a variable or array, if present</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCSYMLNK sym lnk lnk nme</div>
<div class="line">This is used from a link from many other accelerator ILI to</div>
<div class="line">recover the original symbol as well as a link to the address tree,</div>
<div class="line">if appropriate.</div>
<div class="line">Symbol is a symbol pointer.</div>
<div class="line">The first link is a link to reference the symbol.</div>
<div class="line">The second link is a link to reference the parent of the symbol, if the symbol was a member.</div>
<div class="line">The constant value is the NME of the parent, if the symbol was a member.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCCOLLAPSE lnk stc stc stc</div>
<div class="line">Number of loops associated with the loop construct.</div>
<div class="line">First link to next argument.</div>
<div class="line">Second argument is the collapse depth.</div>
<div class="line">Third argument is set if this is a nontightly nested loop (force)</div>
<div class="line">Last argument is the device_type argument.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDEFNONE lnk</div>
<div class="line">Tells the accelerator CG that a default-none clause is in effect.</div>
<div class="line">The link is to other clauses.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDEFPRESENT lnk</div>
<div class="line">Tells the accelerator CG that a default-present clause is in effect.</div>
<div class="line">The link is to other clauses.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCDEVICERES lnk lnk lnk sym</div>
<div class="line">Variable or array will be resident on the device.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLINK lnk lnk lnk sym</div>
<div class="line">A link to the variable or array will be resident on the device.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCLOOPPRIVATE sym</div>
<div class="line">The symbol must be made implicitly private in the containing loop.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCJMPTABLE lnk lnk stc</div>
<div class="line">Used in the Accelerator CG.</div>
<div class="line">A jump table.</div>
<div class="line">The first link is to a linked list of ACCJMPENTRY ACLILI.</div>
<div class="line">The second link is to the expression used to index the table.</div>
<div class="line">The ‘stc’ is an ACBLK index of the default jump target.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ACCJMPENTRY lnk lnk stc</div>
<div class="line">Used in the Accelerator CG.</div>
<div class="line">A jump table entry.</div>
<div class="line">The first link is to the next entry in a linked list of ACCJMPENTRY ACLILI.</div>
<div class="line">The second link is to an ACCIVAL that contains the value to match for this jump table entry.</div>
<div class="line">The ‘stc’ is an ACBLK index of this jump target.</div>
<div class="line">.AT other null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line"><br /></div>
<div class="line">.IL ARGQP dplnk lnk</div>
<div class="line">Defines a quad precision memory argument used in m128 support</div>
<div class="line">‘dplnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “movupd”</div>
<div class="line"><br /></div>
<div class="line">.IL ARG256 dplnk lnk</div>
<div class="line">Defines a 256-bit argument used in m256 support</div>
<div class="line">‘dplnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG memarg “movupd” sse_avx</div>
<div class="line"><br /></div>
<div class="line">.IL GENARG lnk lnk stc stc</div>
<div class="line">Define an argument for a function call.</div>
<div class="line">The ARG ILIs for all of a function’s arguments are linked together.</div>
<div class="line">‘lnk1’ points to the argument.</div>
<div class="line">‘lnk2’ points to the next ARG ILI.</div>
<div class="line">‘stc1’ is the datatype of the argument, if available</div>
<div class="line">‘stc2’ is the NME</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL GENARG2 lnk lnk stc stc</div>
<div class="line">Define 2nd argument of an argument pair for a function call.</div>
<div class="line">This will be linked immediately to the matching GENARG</div>
<div class="line">The ARG ILIs for all of a function’s arguments are linked together.</div>
<div class="line">‘lnk1’ points to the argument.</div>
<div class="line">‘lnk2’ points to the next ARG ILI.</div>
<div class="line">‘stc1’ is the datatype of the argument, if available</div>
<div class="line">‘stc2’ is the NME</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL RETURN lnk stc nme</div>
<div class="line">Define return value from a function.</div>
<div class="line">‘lnk’ points to the return value.</div>
<div class="line">‘stc’ is the datatype of the argument.</div>
<div class="line">‘nme’ is the nme of the argument</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL VCON sym</div>
<div class="line">.AT cons null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLD arlnk nme stc</div>
<div class="line">For all vector ILI except VCON the last operand is the vector dtype</div>
<div class="line">.AT load null lnk vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLDU arlnk nme stc</div>
<div class="line">.AT load null lnk vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VNEG lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VADD lnk lnk stc</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VSUB lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VMUL lnk lnk stc</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VDIV lnk lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VDIVZ lnk lnk lnk stc</div>
<div class="line">Vector divide where divide by zero does not fault.</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VMOD lnk lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VMODZ lnk lnk lnk stc</div>
<div class="line">Vector remainder where divide by zero does not fault.</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCVTV lnk stc stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.IL VCVTS lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCVTR lnk stc stc</div>
<div class="line">Reinterpret the bits of a vector as if they were a different vector type.</div>
<div class="line">This should always be a no-op at runtime.</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.IL VNOT lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VAND lnk lnk stc</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VOR lnk lnk stc</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VXOR lnk lnk stc</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCMPNEQ lnk lnk stc</div>
<div class="line">Used for single-precision square root approximation.</div>
<div class="line">.AT arth comm lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLSHIFTV lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VRSHIFTV lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLSHIFTS lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VRSHIFTS lnk lnk stc</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VURSHIFTS lnk lnk stc</div>
<div class="line">Vector unsigned (logical) right shift by a scalar</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VMIN lnk lnk stc</div>
<div class="line">Vector minimum</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VMAX lnk lnk stc</div>
<div class="line">Vector maximum</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VABS lnk stc</div>
<div class="line">Vector absolute value</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VSQRT lnk lnk stc</div>
<div class="line">Vector square root</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCOS lnk lnk stc</div>
<div class="line">Vector cosine - final link is potential mask as it is</div>
<div class="line">for all the math intrinsic calls (will be IL_NULL if no mask)</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VSIN lnk lnk stc</div>
<div class="line">Vector sine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VSINCOS lnk lnk stc</div>
<div class="line">Vector sine-cosine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VASIN lnk lnk stc</div>
<div class="line">Vector arc sine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VACOS lnk lnk stc</div>
<div class="line">Vector arc cosine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VATAN lnk lnk stc</div>
<div class="line">Vector arctangent</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VATAN2 lnk lnk lnk stc</div>
<div class="line">Vector arctangent2</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VTAN lnk lnk stc</div>
<div class="line">Vector tangent</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VSINH lnk lnk stc</div>
<div class="line">Vector hyperbolic sine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCOSH lnk lnk stc</div>
<div class="line">Vector hyperbolic cosine</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VTANH lnk lnk stc</div>
<div class="line">Vector hyperbolic tangent</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VEXP lnk lnk stc</div>
<div class="line">Vector natural exponential</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLOG lnk lnk stc</div>
<div class="line">Vector natural logarithm</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VLOG10 lnk lnk stc</div>
<div class="line">Vector logarithm base 10</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPOW lnk lnk lnk stc</div>
<div class="line">Vector pow float</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPOWI lnk lnk lnk stc</div>
<div class="line">Vector pow float to integer</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPOWK lnk lnk lnk stc</div>
<div class="line">Vector pow float to integer*8</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPOWIS lnk lnk lnk stc</div>
<div class="line">Vector pow float to scalar integer</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPOWKS lnk lnk lnk stc</div>
<div class="line">Vector pow float to scalar integer*8</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFPOWK lnk lnk lnk stc</div>
<div class="line">Vector pow float to integer*8</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFPOWKS lnk lnk lnk stc</div>
<div class="line">Vector pow float to scalar integer*8</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VDPOWI lnk lnk lnk stc</div>
<div class="line">Vector pow double to integer</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VDPOWIS lnk lnk lnk stc</div>
<div class="line">Vector pow double to scalar integer</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VRSQRT lnk lnk stc</div>
<div class="line">Vector reciprocal square root</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFLOOR lnk lnk stc</div>
<div class="line">Vector floor</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCEIL lnk lnk stc</div>
<div class="line">Vector ceiling</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VAINT lnk lnk stc</div>
<div class="line">Vector truncation</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VRCP lnk lnk stc</div>
<div class="line">Vector reciprocal</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VST lnk arlnk nme stc</div>
<div class="line">.AT store null trm vect</div>
<div class="line">.CG terminal notCG</div>
<div class="line">.IL VSTU lnk arlnk nme stc</div>
<div class="line">.AT store null trm vect</div>
<div class="line">.CG terminal notCG</div>
<div class="line">.IL VFMA1 lnk lnk lnk stc</div>
<div class="line">Vector FMA for LLVM intrinsic - lnk1*lnk2+lnk3, with stc the dtype</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFMA2 lnk lnk lnk stc</div>
<div class="line">Vector FMA for LLVM intrinsic - lnk1*lnk2-lnk3, with stc the dtype</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFMA3 lnk lnk lnk stc</div>
<div class="line">Vector FMA for LLVM intrinsic - -lnk1*lnk2+lnk3, with stc the dtype</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VFMA4 lnk lnk lnk stc</div>
<div class="line">Vector FMA for LLVM intrinsic - -lnk1*lnk2-lnk3, with stc the dtype</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VPERMUTE lnk lnk lnk stc</div>
<div class="line">Shuffle contents of vector registers. lnk1 and lnk2 can be the same vector</div>
<div class="line">or lnk2 can be null. lnk1 dtype is used as dtype for both lnk1 and lnk2,</div>
<div class="line">unless lnk2 is null. stc is the result dtype, lnk3 is a vector constant</div>
<div class="line">representing a mask where each field represents which L-to-R element of</div>
<div class="line">concatenated &lt;lnk1,lnk2&gt; vector is to be placed in corresponding result</div>
<div class="line">field. lnk3 size must match the size of the result vector, but can be</div>
<div class="line">different than lnk1 and lnk2’s size.</div>
<div class="line">.AT other null lnk vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VBLEND lnk lnk lnk stc</div>
<div class="line">Vector blend/select of lnk2 &amp; lnk3. lnk1 is the mask, stc is the dtype</div>
<div class="line">.AT other null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line">.IL VCMP stc lnk lnk stc</div>
<div class="line">Vector compare of lnk1 &amp; lnk2. stc1 is the condition code, stc2 is the dtype</div>
<div class="line">.AT arth null lnk cse vect</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL BCONCUR sym lnk</div>
<div class="line">Start auto parallel region of an outlined function sym.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ECONCUR sym</div>
<div class="line">End auto parallel region  of an outliend function sym.</div>
<div class="line">.AT other null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFADD hplnk hplnk</div>
<div class="line">Half-precision floating-point addition.</div>
<div class="line">.AT arth comm hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFNEG hplnk</div>
<div class="line">Half-precision negation.</div>
<div class="line">.AT arth null hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFSUB hplnk hplnk</div>
<div class="line">Half-precision floating-point subtraction.</div>
<div class="line">.AT arth null hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFMUL hplnk hplnk</div>
<div class="line">Half-precision floating-point multiply.</div>
<div class="line">.AT arth comm hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFDIV hplnk hplnk</div>
<div class="line">Half-precision divide.</div>
<div class="line">.AT arth null hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFCMP hplnk hplnk stc</div>
<div class="line">Half float compare with result of true or false.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFCMPZ hplnk stc</div>
<div class="line">Half float compare with zero; result is TRUE or FALSE.</div>
<div class="line">.AT arth null ir cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL DFRHP lnk hp</div>
<div class="line">Define half precision function result.</div>
<div class="line">.AT define null hp cse</div>
<div class="line">.CG terminal asm_nop</div>
<div class="line"><br /></div>
<div class="line">.IL HFCON sym</div>
<div class="line">Half-precision floating-point constant.</div>
<div class="line">.AT cons null hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL LDHP arlnk nme stc</div>
<div class="line">Load half-precision floating value.  ‘stc’ is not used.</div>
<div class="line">.AT load null hp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HP2SP hplnk</div>
<div class="line">Half precison to single precision conversion.</div>
<div class="line">.AT arth null sp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL SP2HP splnk</div>
<div class="line">Single precison to half precision conversion.</div>
<div class="line">.AT arth null hp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL DP2HP dplnk</div>
<div class="line">Double precison to half precision conversion.</div>
<div class="line">.AT arth null hp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL STHP hplnk arlnk nme stc</div>
<div class="line">Store half precision quantity.  ‘stc’ must be MSZ_F2.</div>
<div class="line">.AT store null trm</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL ARGHP hplnk lnk</div>
<div class="line">Defines a half-precision memory argument.</div>
<div class="line">‘hplnk’ points to the register value of the argument.</div>
<div class="line">‘lnk’ points to the next ARG ILI.</div>
<div class="line">.AT define null lnk</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL CSEHP hplnk</div>
<div class="line">Half precision register cse.</div>
<div class="line">.AT arth null hp</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFCJMP hplnk hplnk stc sym</div>
<div class="line">Half precision compare and jump to the label ‘sym’</div>
<div class="line">if the condition, denoted by stc, is true.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG terminal conditional_branch notAILI</div>
<div class="line"><br /></div>
<div class="line">.IL HFCJMPZ hplnk stc sym</div>
<div class="line">Half precision compare with zero and branch to label ‘sym’.</div>
<div class="line">.AT branch null trm dom</div>
<div class="line">.CG notCG conditional_branch</div>
<div class="line"><br /></div>
<div class="line">.IL MVHP hplnk ir</div>
<div class="line">Move half FP value into specific integer register, ir.</div>
<div class="line">.AT move null trm</div>
<div class="line">.CG terminal notAILI ‘l’</div>
<div class="line"><br /></div>
<div class="line">.IL HFMAX hplnk hplnk</div>
<div class="line">Half-precision max</div>
<div class="line">.AT arth comm hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.IL HFMIN hplnk hplnk</div>
<div class="line">Half-precision min</div>
<div class="line">.AT arth comm hp cse</div>
<div class="line">.CG notCG</div>
<div class="line"><br /></div>
<div class="line">.so ilitp_atomic.n</div>
<div class="line"><br /></div>
<div class="line">.so ilitp_longdouble.n</div>
</div>
</li>
</ol>
</div>
</div>


      </div>
      <div class="bottomnav" role="navigation" aria-label="bottom navigation">
      
        <p>
        «&#160;&#160;<a href="ilmtp.html">Appendix IV - ILM Definitions</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="../index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="symini.html">Appendix VII - Intrinsics &amp; Generics</a>&#160;&#160;»
        </p>

      </div>

    <div class="footer" role="contentinfo">
        &#169; Copyright .
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>