# RISC-V-Core
### This is an implamentation of a 32 bit RISC-V processor Core using Verilog HDL.

<p align="center">
  <a href="https://riscv.org">
    <img src="data/logo.png" alt="Logo" width="500" height="200">
  </a>
  
  ### Specifications -
  * Implemented a 32-bit multistage RISC-V processor core using Verilog HDL. 
  * Individually created modules like Instruction Fetc Units, Registers, Memory, ALU, Decoder of a processor.
  * Integrated these Individual modules to form a single working processor core.
  * Tools Used : iVerilog (version 11.0) , GTKWave
  
## RISC-V Pipeline 
<p align="center">
  <a>
    <img src="data/Pipeline.png" alt="Pipeline" width="500" height="200">
  </a>
  
## Execution Result
  
<p align="center">
  <a>
    <img src="core/PROCESSOR_CORE/Screenshot.png" alt="Results" width="750" height="450">
  </a>
  
