// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "CAT_I_I_I_O.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic CAT_I_I_I_O::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic CAT_I_I_I_O::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state1 = "1";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state2 = "10";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state3 = "100";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state4 = "1000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state5 = "10000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_pp0_stage0 = "100000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state11 = "1000000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state12 = "10000000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state13 = "100000000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state14 = "1000000000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_pp1_stage0 = "10000000000";
const sc_lv<12> CAT_I_I_I_O::ap_ST_fsm_state20 = "100000000000";
const bool CAT_I_I_I_O::ap_const_boolean_1 = true;
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_5 = "101";
const bool CAT_I_I_I_O::ap_const_boolean_0 = false;
const sc_lv<1> CAT_I_I_I_O::ap_const_lv1_0 = "0";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_7 = "111";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_A = "1010";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_1 = "1";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_2 = "10";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_3 = "11";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_6 = "110";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_8 = "1000";
const sc_lv<1> CAT_I_I_I_O::ap_const_lv1_1 = "1";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_9 = "1001";
const sc_lv<8> CAT_I_I_I_O::ap_const_lv8_40 = "1000000";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_4 = "100";
const sc_lv<7> CAT_I_I_I_O::ap_const_lv7_0 = "0000000";
const sc_lv<2> CAT_I_I_I_O::ap_const_lv2_0 = "00";
const sc_lv<7> CAT_I_I_I_O::ap_const_lv7_20 = "100000";
const sc_lv<64> CAT_I_I_I_O::ap_const_lv64_60 = "1100000";
const sc_lv<64> CAT_I_I_I_O::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<8> CAT_I_I_I_O::ap_const_lv8_80 = "10000000";
const sc_lv<8> CAT_I_I_I_O::ap_const_lv8_1 = "1";
const sc_lv<7> CAT_I_I_I_O::ap_const_lv7_40 = "1000000";
const sc_lv<7> CAT_I_I_I_O::ap_const_lv7_1 = "1";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_40 = "1000000";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_41 = "1000001";
const sc_lv<32> CAT_I_I_I_O::ap_const_lv32_B = "1011";

CAT_I_I_I_O::CAT_I_I_I_O(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln209_18_fu_347_p2);
    sensitive << ( reg_246_pp0_iter2_reg );
    sensitive << ( zext_ln700_36_fu_334_p1 );

    SC_METHOD(thread_add_ln209_19_fu_448_p2);
    sensitive << ( reg_246_pp1_iter2_reg );
    sensitive << ( zext_ln700_39_fu_435_p1 );

    SC_METHOD(thread_add_ln209_1_fu_384_p2);
    sensitive << ( reg_246 );
    sensitive << ( zext_ln209_4_fu_381_p1 );

    SC_METHOD(thread_add_ln209_6_fu_353_p2);
    sensitive << ( x1_digits_data_V_loa_reg_531_pp0_iter2_reg );
    sensitive << ( add_ln209_18_fu_347_p2 );

    SC_METHOD(thread_add_ln209_7_fu_454_p2);
    sensitive << ( x2_digits_data_V_loa_reg_592_pp1_iter2_reg );
    sensitive << ( add_ln209_19_fu_448_p2 );

    SC_METHOD(thread_add_ln209_fu_375_p2);
    sensitive << ( zext_ln1468_fu_368_p1 );
    sensitive << ( zext_ln209_fu_372_p1 );

    SC_METHOD(thread_add_ln700_30_fu_425_p2);
    sensitive << ( zext_ln191_1_fu_418_p1 );
    sensitive << ( zext_ln700_38_fu_421_p1 );

    SC_METHOD(thread_add_ln700_fu_324_p2);
    sensitive << ( zext_ln175_1_fu_317_p1 );
    sensitive << ( zext_ln700_fu_320_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state18_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state19_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter3);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state6);
    sensitive << ( icmp_ln169_fu_289_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state15);
    sensitive << ( icmp_ln185_fu_390_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_ap_phi_mux_p_0136_0_phi_fu_182_p4);
    sensitive << ( p_0136_0_reg_178 );
    sensitive << ( icmp_ln169_reg_506_pp0_iter3_reg );
    sensitive << ( trunc_ln_reg_547 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_p_0136_2_phi_fu_216_p4);
    sensitive << ( p_0136_2_reg_212 );
    sensitive << ( icmp_ln185_reg_567_pp1_iter3_reg );
    sensitive << ( trunc_ln858_s_reg_608 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_i_30_fu_295_p2);
    sensitive << ( i2_0_reg_201 );

    SC_METHOD(thread_i_31_fu_396_p2);
    sensitive << ( i3_0_reg_235 );

    SC_METHOD(thread_i_fu_278_p2);
    sensitive << ( i_0_reg_167 );

    SC_METHOD(thread_icmp_ln162_fu_255_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( j_0_reg_156 );

    SC_METHOD(thread_icmp_ln164_fu_272_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( i_0_reg_167 );

    SC_METHOD(thread_icmp_ln169_fu_289_p2);
    sensitive << ( i2_0_reg_201 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln185_fu_390_p2);
    sensitive << ( i3_0_reg_235 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_j_10_fu_311_p2);
    sensitive << ( j1_0_reg_190 );

    SC_METHOD(thread_j_11_fu_412_p2);
    sensitive << ( j1_1_reg_224 );

    SC_METHOD(thread_j_fu_266_p2);
    sensitive << ( j_0_reg_156 );

    SC_METHOD(thread_sext_ln158_fu_251_p1);
    sensitive << ( x1_tmp_bits_read );

    SC_METHOD(thread_tmp_V_17_fu_442_p2);
    sensitive << ( zext_ln700_40_fu_439_p1 );
    sensitive << ( zext_ln185_fu_431_p1 );

    SC_METHOD(thread_tmp_V_fu_341_p2);
    sensitive << ( zext_ln700_37_fu_338_p1 );
    sensitive << ( zext_ln169_fu_330_p1 );

    SC_METHOD(thread_w_digits_data_V_addr_6_reg_552);
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_w_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln164_reg_491 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln162_fu_261_p1 );
    sensitive << ( zext_ln175_fu_306_p1 );
    sensitive << ( zext_ln191_fu_407_p1 );

    SC_METHOD(thread_w_digits_data_V_address1);
    sensitive << ( w_digits_data_V_addr_7_reg_520_pp0_iter3_reg );
    sensitive << ( w_digits_data_V_addr_6_reg_552 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( w_digits_data_V_addr_8_reg_581_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_w_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_w_digits_data_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_w_digits_data_V_d0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( x0_digits_data_V_loa_reg_501 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_w_digits_data_V_d1);
    sensitive << ( add_ln209_6_reg_542 );
    sensitive << ( add_ln209_1_reg_562 );
    sensitive << ( add_ln209_7_reg_603 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_w_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln162_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_w_digits_data_V_we1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln169_reg_506_pp0_iter3_reg );
    sensitive << ( icmp_ln185_reg_567_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_x0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln164_fu_284_p1 );

    SC_METHOD(thread_x0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_x1_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln174_fu_301_p1 );

    SC_METHOD(thread_x1_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_x2_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln190_fu_402_p1 );

    SC_METHOD(thread_x2_digits_data_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_zext_ln1468_fu_368_p1);
    sensitive << ( p_0136_0_reg_178 );

    SC_METHOD(thread_zext_ln162_fu_261_p1);
    sensitive << ( j_0_reg_156 );

    SC_METHOD(thread_zext_ln164_fu_284_p1);
    sensitive << ( i_0_reg_167 );

    SC_METHOD(thread_zext_ln169_fu_330_p1);
    sensitive << ( ap_phi_mux_p_0136_0_phi_fu_182_p4 );

    SC_METHOD(thread_zext_ln174_fu_301_p1);
    sensitive << ( i2_0_reg_201 );

    SC_METHOD(thread_zext_ln175_1_fu_317_p1);
    sensitive << ( x1_digits_data_V_loa_reg_531 );

    SC_METHOD(thread_zext_ln175_fu_306_p1);
    sensitive << ( j1_0_reg_190 );

    SC_METHOD(thread_zext_ln185_fu_431_p1);
    sensitive << ( ap_phi_mux_p_0136_2_phi_fu_216_p4 );

    SC_METHOD(thread_zext_ln190_fu_402_p1);
    sensitive << ( i3_0_reg_235 );

    SC_METHOD(thread_zext_ln191_1_fu_418_p1);
    sensitive << ( x2_digits_data_V_loa_reg_592 );

    SC_METHOD(thread_zext_ln191_fu_407_p1);
    sensitive << ( j1_1_reg_224 );

    SC_METHOD(thread_zext_ln209_4_fu_381_p1);
    sensitive << ( add_ln209_reg_557 );

    SC_METHOD(thread_zext_ln209_fu_372_p1);
    sensitive << ( sext_ln158_reg_469 );

    SC_METHOD(thread_zext_ln700_36_fu_334_p1);
    sensitive << ( ap_phi_mux_p_0136_0_phi_fu_182_p4 );

    SC_METHOD(thread_zext_ln700_37_fu_338_p1);
    sensitive << ( add_ln700_reg_537 );

    SC_METHOD(thread_zext_ln700_38_fu_421_p1);
    sensitive << ( reg_246 );

    SC_METHOD(thread_zext_ln700_39_fu_435_p1);
    sensitive << ( ap_phi_mux_p_0136_2_phi_fu_216_p4 );

    SC_METHOD(thread_zext_ln700_40_fu_439_p1);
    sensitive << ( add_ln700_30_reg_598 );

    SC_METHOD(thread_zext_ln700_fu_320_p1);
    sensitive << ( reg_246 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln162_fu_255_p2 );
    sensitive << ( icmp_ln164_fu_272_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln169_fu_289_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln185_fu_390_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    ap_CS_fsm = "000000000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "CAT_I_I_I_O_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, x0_digits_data_V_address0, "(port)x0_digits_data_V_address0");
    sc_trace(mVcdFile, x0_digits_data_V_ce0, "(port)x0_digits_data_V_ce0");
    sc_trace(mVcdFile, x0_digits_data_V_q0, "(port)x0_digits_data_V_q0");
    sc_trace(mVcdFile, x1_tmp_bits_read, "(port)x1_tmp_bits_read");
    sc_trace(mVcdFile, x1_digits_data_V_address0, "(port)x1_digits_data_V_address0");
    sc_trace(mVcdFile, x1_digits_data_V_ce0, "(port)x1_digits_data_V_ce0");
    sc_trace(mVcdFile, x1_digits_data_V_q0, "(port)x1_digits_data_V_q0");
    sc_trace(mVcdFile, x2_digits_data_V_address0, "(port)x2_digits_data_V_address0");
    sc_trace(mVcdFile, x2_digits_data_V_ce0, "(port)x2_digits_data_V_ce0");
    sc_trace(mVcdFile, x2_digits_data_V_q0, "(port)x2_digits_data_V_q0");
    sc_trace(mVcdFile, w_digits_data_V_address0, "(port)w_digits_data_V_address0");
    sc_trace(mVcdFile, w_digits_data_V_ce0, "(port)w_digits_data_V_ce0");
    sc_trace(mVcdFile, w_digits_data_V_we0, "(port)w_digits_data_V_we0");
    sc_trace(mVcdFile, w_digits_data_V_d0, "(port)w_digits_data_V_d0");
    sc_trace(mVcdFile, w_digits_data_V_q0, "(port)w_digits_data_V_q0");
    sc_trace(mVcdFile, w_digits_data_V_address1, "(port)w_digits_data_V_address1");
    sc_trace(mVcdFile, w_digits_data_V_ce1, "(port)w_digits_data_V_ce1");
    sc_trace(mVcdFile, w_digits_data_V_we1, "(port)w_digits_data_V_we1");
    sc_trace(mVcdFile, w_digits_data_V_d1, "(port)w_digits_data_V_d1");
    sc_trace(mVcdFile, w_digits_data_V_q1, "(port)w_digits_data_V_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_0136_0_reg_178, "p_0136_0_reg_178");
    sc_trace(mVcdFile, j1_0_reg_190, "j1_0_reg_190");
    sc_trace(mVcdFile, i2_0_reg_201, "i2_0_reg_201");
    sc_trace(mVcdFile, p_0136_2_reg_212, "p_0136_2_reg_212");
    sc_trace(mVcdFile, j1_1_reg_224, "j1_1_reg_224");
    sc_trace(mVcdFile, i3_0_reg_235, "i3_0_reg_235");
    sc_trace(mVcdFile, reg_246, "reg_246");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter0, "ap_block_state6_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter2, "ap_block_state8_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter3, "ap_block_state9_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter4, "ap_block_state10_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln169_reg_506, "icmp_ln169_reg_506");
    sc_trace(mVcdFile, reg_246_pp0_iter2_reg, "reg_246_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_246_pp1_iter2_reg, "reg_246_pp1_iter2_reg");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter0, "ap_block_state15_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter1, "ap_block_state16_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter2, "ap_block_state17_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage0_iter3, "ap_block_state18_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage0_iter4, "ap_block_state19_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, icmp_ln185_reg_567, "icmp_ln185_reg_567");
    sc_trace(mVcdFile, sext_ln158_fu_251_p1, "sext_ln158_fu_251_p1");
    sc_trace(mVcdFile, sext_ln158_reg_469, "sext_ln158_reg_469");
    sc_trace(mVcdFile, j_fu_266_p2, "j_fu_266_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln162_fu_255_p2, "icmp_ln162_fu_255_p2");
    sc_trace(mVcdFile, icmp_ln164_fu_272_p2, "icmp_ln164_fu_272_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, i_fu_278_p2, "i_fu_278_p2");
    sc_trace(mVcdFile, i_reg_486, "i_reg_486");
    sc_trace(mVcdFile, zext_ln164_fu_284_p1, "zext_ln164_fu_284_p1");
    sc_trace(mVcdFile, zext_ln164_reg_491, "zext_ln164_reg_491");
    sc_trace(mVcdFile, x0_digits_data_V_loa_reg_501, "x0_digits_data_V_loa_reg_501");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln169_fu_289_p2, "icmp_ln169_fu_289_p2");
    sc_trace(mVcdFile, icmp_ln169_reg_506_pp0_iter1_reg, "icmp_ln169_reg_506_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln169_reg_506_pp0_iter2_reg, "icmp_ln169_reg_506_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln169_reg_506_pp0_iter3_reg, "icmp_ln169_reg_506_pp0_iter3_reg");
    sc_trace(mVcdFile, i_30_fu_295_p2, "i_30_fu_295_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, w_digits_data_V_addr_7_reg_520, "w_digits_data_V_addr_7_reg_520");
    sc_trace(mVcdFile, w_digits_data_V_addr_7_reg_520_pp0_iter1_reg, "w_digits_data_V_addr_7_reg_520_pp0_iter1_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_7_reg_520_pp0_iter2_reg, "w_digits_data_V_addr_7_reg_520_pp0_iter2_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_7_reg_520_pp0_iter3_reg, "w_digits_data_V_addr_7_reg_520_pp0_iter3_reg");
    sc_trace(mVcdFile, j_10_fu_311_p2, "j_10_fu_311_p2");
    sc_trace(mVcdFile, x1_digits_data_V_loa_reg_531, "x1_digits_data_V_loa_reg_531");
    sc_trace(mVcdFile, x1_digits_data_V_loa_reg_531_pp0_iter2_reg, "x1_digits_data_V_loa_reg_531_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln700_fu_324_p2, "add_ln700_fu_324_p2");
    sc_trace(mVcdFile, add_ln700_reg_537, "add_ln700_reg_537");
    sc_trace(mVcdFile, add_ln209_6_fu_353_p2, "add_ln209_6_fu_353_p2");
    sc_trace(mVcdFile, add_ln209_6_reg_542, "add_ln209_6_reg_542");
    sc_trace(mVcdFile, trunc_ln_reg_547, "trunc_ln_reg_547");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, w_digits_data_V_addr_6_reg_552, "w_digits_data_V_addr_6_reg_552");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, add_ln209_fu_375_p2, "add_ln209_fu_375_p2");
    sc_trace(mVcdFile, add_ln209_reg_557, "add_ln209_reg_557");
    sc_trace(mVcdFile, add_ln209_1_fu_384_p2, "add_ln209_1_fu_384_p2");
    sc_trace(mVcdFile, add_ln209_1_reg_562, "add_ln209_1_reg_562");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, icmp_ln185_fu_390_p2, "icmp_ln185_fu_390_p2");
    sc_trace(mVcdFile, icmp_ln185_reg_567_pp1_iter1_reg, "icmp_ln185_reg_567_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln185_reg_567_pp1_iter2_reg, "icmp_ln185_reg_567_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln185_reg_567_pp1_iter3_reg, "icmp_ln185_reg_567_pp1_iter3_reg");
    sc_trace(mVcdFile, i_31_fu_396_p2, "i_31_fu_396_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, w_digits_data_V_addr_8_reg_581, "w_digits_data_V_addr_8_reg_581");
    sc_trace(mVcdFile, w_digits_data_V_addr_8_reg_581_pp1_iter1_reg, "w_digits_data_V_addr_8_reg_581_pp1_iter1_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_8_reg_581_pp1_iter2_reg, "w_digits_data_V_addr_8_reg_581_pp1_iter2_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_8_reg_581_pp1_iter3_reg, "w_digits_data_V_addr_8_reg_581_pp1_iter3_reg");
    sc_trace(mVcdFile, j_11_fu_412_p2, "j_11_fu_412_p2");
    sc_trace(mVcdFile, x2_digits_data_V_loa_reg_592, "x2_digits_data_V_loa_reg_592");
    sc_trace(mVcdFile, x2_digits_data_V_loa_reg_592_pp1_iter2_reg, "x2_digits_data_V_loa_reg_592_pp1_iter2_reg");
    sc_trace(mVcdFile, add_ln700_30_fu_425_p2, "add_ln700_30_fu_425_p2");
    sc_trace(mVcdFile, add_ln700_30_reg_598, "add_ln700_30_reg_598");
    sc_trace(mVcdFile, add_ln209_7_fu_454_p2, "add_ln209_7_fu_454_p2");
    sc_trace(mVcdFile, add_ln209_7_reg_603, "add_ln209_7_reg_603");
    sc_trace(mVcdFile, trunc_ln858_s_reg_608, "trunc_ln858_s_reg_608");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state6, "ap_condition_pp0_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state15, "ap_condition_pp1_exit_iter0_state15");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, j_0_reg_156, "j_0_reg_156");
    sc_trace(mVcdFile, i_0_reg_167, "i_0_reg_167");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_phi_mux_p_0136_0_phi_fu_182_p4, "ap_phi_mux_p_0136_0_phi_fu_182_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_p_0136_2_phi_fu_216_p4, "ap_phi_mux_p_0136_2_phi_fu_216_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln162_fu_261_p1, "zext_ln162_fu_261_p1");
    sc_trace(mVcdFile, zext_ln174_fu_301_p1, "zext_ln174_fu_301_p1");
    sc_trace(mVcdFile, zext_ln175_fu_306_p1, "zext_ln175_fu_306_p1");
    sc_trace(mVcdFile, zext_ln190_fu_402_p1, "zext_ln190_fu_402_p1");
    sc_trace(mVcdFile, zext_ln191_fu_407_p1, "zext_ln191_fu_407_p1");
    sc_trace(mVcdFile, zext_ln175_1_fu_317_p1, "zext_ln175_1_fu_317_p1");
    sc_trace(mVcdFile, zext_ln700_fu_320_p1, "zext_ln700_fu_320_p1");
    sc_trace(mVcdFile, zext_ln700_37_fu_338_p1, "zext_ln700_37_fu_338_p1");
    sc_trace(mVcdFile, zext_ln169_fu_330_p1, "zext_ln169_fu_330_p1");
    sc_trace(mVcdFile, zext_ln700_36_fu_334_p1, "zext_ln700_36_fu_334_p1");
    sc_trace(mVcdFile, add_ln209_18_fu_347_p2, "add_ln209_18_fu_347_p2");
    sc_trace(mVcdFile, tmp_V_fu_341_p2, "tmp_V_fu_341_p2");
    sc_trace(mVcdFile, zext_ln1468_fu_368_p1, "zext_ln1468_fu_368_p1");
    sc_trace(mVcdFile, zext_ln209_fu_372_p1, "zext_ln209_fu_372_p1");
    sc_trace(mVcdFile, zext_ln209_4_fu_381_p1, "zext_ln209_4_fu_381_p1");
    sc_trace(mVcdFile, zext_ln191_1_fu_418_p1, "zext_ln191_1_fu_418_p1");
    sc_trace(mVcdFile, zext_ln700_38_fu_421_p1, "zext_ln700_38_fu_421_p1");
    sc_trace(mVcdFile, zext_ln700_40_fu_439_p1, "zext_ln700_40_fu_439_p1");
    sc_trace(mVcdFile, zext_ln185_fu_431_p1, "zext_ln185_fu_431_p1");
    sc_trace(mVcdFile, zext_ln700_39_fu_435_p1, "zext_ln700_39_fu_435_p1");
    sc_trace(mVcdFile, add_ln209_19_fu_448_p2, "add_ln209_19_fu_448_p2");
    sc_trace(mVcdFile, tmp_V_17_fu_442_p2, "tmp_V_17_fu_442_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
}

CAT_I_I_I_O::~CAT_I_I_I_O() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void CAT_I_I_I_O::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state6.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state6.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state6.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state15.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state15.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state15.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
        i2_0_reg_201 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_fu_289_p2.read()))) {
        i2_0_reg_201 = i_30_fu_295_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_fu_390_p2.read()))) {
        i3_0_reg_235 = i_31_fu_396_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        i3_0_reg_235 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln162_fu_255_p2.read(), ap_const_lv1_1))) {
        i_0_reg_167 = ap_const_lv7_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_0_reg_167 = i_reg_486.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
        j1_0_reg_190 = ap_const_lv7_20;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_fu_289_p2.read()))) {
        j1_0_reg_190 = j_10_fu_311_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_fu_390_p2.read()))) {
        j1_1_reg_224 = j_11_fu_412_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        j1_1_reg_224 = ap_const_lv8_40;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln162_fu_255_p2.read()))) {
        j_0_reg_156 = j_fu_266_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_reg_156 = ap_const_lv8_40;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
        p_0136_0_reg_178 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter3_reg.read()))) {
        p_0136_0_reg_178 = trunc_ln_reg_547.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter3_reg.read()))) {
        p_0136_2_reg_212 = trunc_ln858_s_reg_608.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        p_0136_2_reg_212 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        reg_246 = w_digits_data_V_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln169_reg_506.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567.read())))) {
        reg_246 = w_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        add_ln209_1_reg_562 = add_ln209_1_fu_384_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter2_reg.read()))) {
        add_ln209_6_reg_542 = add_ln209_6_fu_353_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter2_reg.read()))) {
        add_ln209_7_reg_603 = add_ln209_7_fu_454_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        add_ln209_reg_557 = add_ln209_fu_375_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter1_reg.read()))) {
        add_ln700_30_reg_598 = add_ln700_30_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter1_reg.read()))) {
        add_ln700_reg_537 = add_ln700_fu_324_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        i_reg_486 = i_fu_278_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln169_reg_506 = icmp_ln169_fu_289_p2.read();
        icmp_ln169_reg_506_pp0_iter1_reg = icmp_ln169_reg_506.read();
        w_digits_data_V_addr_7_reg_520_pp0_iter1_reg = w_digits_data_V_addr_7_reg_520.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln169_reg_506_pp0_iter2_reg = icmp_ln169_reg_506_pp0_iter1_reg.read();
        icmp_ln169_reg_506_pp0_iter3_reg = icmp_ln169_reg_506_pp0_iter2_reg.read();
        reg_246_pp0_iter2_reg = reg_246.read();
        w_digits_data_V_addr_7_reg_520_pp0_iter2_reg = w_digits_data_V_addr_7_reg_520_pp0_iter1_reg.read();
        w_digits_data_V_addr_7_reg_520_pp0_iter3_reg = w_digits_data_V_addr_7_reg_520_pp0_iter2_reg.read();
        x1_digits_data_V_loa_reg_531_pp0_iter2_reg = x1_digits_data_V_loa_reg_531.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln185_reg_567 = icmp_ln185_fu_390_p2.read();
        icmp_ln185_reg_567_pp1_iter1_reg = icmp_ln185_reg_567.read();
        w_digits_data_V_addr_8_reg_581_pp1_iter1_reg = w_digits_data_V_addr_8_reg_581.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln185_reg_567_pp1_iter2_reg = icmp_ln185_reg_567_pp1_iter1_reg.read();
        icmp_ln185_reg_567_pp1_iter3_reg = icmp_ln185_reg_567_pp1_iter2_reg.read();
        reg_246_pp1_iter2_reg = reg_246.read();
        w_digits_data_V_addr_8_reg_581_pp1_iter2_reg = w_digits_data_V_addr_8_reg_581_pp1_iter1_reg.read();
        w_digits_data_V_addr_8_reg_581_pp1_iter3_reg = w_digits_data_V_addr_8_reg_581_pp1_iter2_reg.read();
        x2_digits_data_V_loa_reg_592_pp1_iter2_reg = x2_digits_data_V_loa_reg_592.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        sext_ln158_reg_469 = sext_ln158_fu_251_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        trunc_ln858_s_reg_608 = tmp_V_17_fu_442_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        trunc_ln_reg_547 = tmp_V_fu_341_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_fu_289_p2.read()))) {
        w_digits_data_V_addr_7_reg_520 =  (sc_lv<7>) (zext_ln175_fu_306_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_fu_390_p2.read()))) {
        w_digits_data_V_addr_8_reg_581 =  (sc_lv<7>) (zext_ln191_fu_407_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        x0_digits_data_V_loa_reg_501 = x0_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln169_reg_506.read(), ap_const_lv1_0))) {
        x1_digits_data_V_loa_reg_531 = x1_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567.read()))) {
        x2_digits_data_V_loa_reg_592 = x2_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln164_fu_272_p2.read()))) {
        zext_ln164_reg_491 = zext_ln164_fu_284_p1.read();
    }
}

void CAT_I_I_I_O::thread_add_ln209_18_fu_347_p2() {
    add_ln209_18_fu_347_p2 = (!reg_246_pp0_iter2_reg.read().is_01() || !zext_ln700_36_fu_334_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_246_pp0_iter2_reg.read()) + sc_biguint<64>(zext_ln700_36_fu_334_p1.read()));
}

void CAT_I_I_I_O::thread_add_ln209_19_fu_448_p2() {
    add_ln209_19_fu_448_p2 = (!reg_246_pp1_iter2_reg.read().is_01() || !zext_ln700_39_fu_435_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_246_pp1_iter2_reg.read()) + sc_biguint<64>(zext_ln700_39_fu_435_p1.read()));
}

void CAT_I_I_I_O::thread_add_ln209_1_fu_384_p2() {
    add_ln209_1_fu_384_p2 = (!zext_ln209_4_fu_381_p1.read().is_01() || !reg_246.read().is_01())? sc_lv<64>(): (sc_biguint<64>(zext_ln209_4_fu_381_p1.read()) + sc_biguint<64>(reg_246.read()));
}

void CAT_I_I_I_O::thread_add_ln209_6_fu_353_p2() {
    add_ln209_6_fu_353_p2 = (!add_ln209_18_fu_347_p2.read().is_01() || !x1_digits_data_V_loa_reg_531_pp0_iter2_reg.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_18_fu_347_p2.read()) + sc_biguint<64>(x1_digits_data_V_loa_reg_531_pp0_iter2_reg.read()));
}

void CAT_I_I_I_O::thread_add_ln209_7_fu_454_p2() {
    add_ln209_7_fu_454_p2 = (!add_ln209_19_fu_448_p2.read().is_01() || !x2_digits_data_V_loa_reg_592_pp1_iter2_reg.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_19_fu_448_p2.read()) + sc_biguint<64>(x2_digits_data_V_loa_reg_592_pp1_iter2_reg.read()));
}

void CAT_I_I_I_O::thread_add_ln209_fu_375_p2() {
    add_ln209_fu_375_p2 = (!zext_ln1468_fu_368_p1.read().is_01() || !zext_ln209_fu_372_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(zext_ln1468_fu_368_p1.read()) + sc_biguint<33>(zext_ln209_fu_372_p1.read()));
}

void CAT_I_I_I_O::thread_add_ln700_30_fu_425_p2() {
    add_ln700_30_fu_425_p2 = (!zext_ln191_1_fu_418_p1.read().is_01() || !zext_ln700_38_fu_421_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln191_1_fu_418_p1.read()) + sc_biguint<65>(zext_ln700_38_fu_421_p1.read()));
}

void CAT_I_I_I_O::thread_add_ln700_fu_324_p2() {
    add_ln700_fu_324_p2 = (!zext_ln175_1_fu_317_p1.read().is_01() || !zext_ln700_fu_320_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln175_1_fu_317_p1.read()) + sc_biguint<65>(zext_ln700_fu_320_p1.read()));
}

void CAT_I_I_I_O::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[5];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[10];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[6];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[7];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[8];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[9];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[11];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void CAT_I_I_I_O::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void CAT_I_I_I_O::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state10_pp0_stage0_iter4() {
    ap_block_state10_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state15_pp1_stage0_iter0() {
    ap_block_state15_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state16_pp1_stage0_iter1() {
    ap_block_state16_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state17_pp1_stage0_iter2() {
    ap_block_state17_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state18_pp1_stage0_iter3() {
    ap_block_state18_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state19_pp1_stage0_iter4() {
    ap_block_state19_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state6_pp0_stage0_iter0() {
    ap_block_state6_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state8_pp0_stage0_iter2() {
    ap_block_state8_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_block_state9_pp0_stage0_iter3() {
    ap_block_state9_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O::thread_ap_condition_pp0_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln169_fu_289_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state6 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_condition_pp1_exit_iter0_state15() {
    if (esl_seteq<1,1,1>(icmp_ln185_fu_390_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state15 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state15 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void CAT_I_I_I_O::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void CAT_I_I_I_O::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_ap_phi_mux_p_0136_0_phi_fu_182_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_p_0136_0_phi_fu_182_p4 = trunc_ln_reg_547.read();
    } else {
        ap_phi_mux_p_0136_0_phi_fu_182_p4 = p_0136_0_reg_178.read();
    }
}

void CAT_I_I_I_O::thread_ap_phi_mux_p_0136_2_phi_fu_216_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_p_0136_2_phi_fu_216_p4 = trunc_ln858_s_reg_608.read();
    } else {
        ap_phi_mux_p_0136_2_phi_fu_216_p4 = p_0136_2_reg_212.read();
    }
}

void CAT_I_I_I_O::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_i_30_fu_295_p2() {
    i_30_fu_295_p2 = (!i2_0_reg_201.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i2_0_reg_201.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O::thread_i_31_fu_396_p2() {
    i_31_fu_396_p2 = (!i3_0_reg_235.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i3_0_reg_235.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O::thread_i_fu_278_p2() {
    i_fu_278_p2 = (!i_0_reg_167.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i_0_reg_167.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O::thread_icmp_ln162_fu_255_p2() {
    icmp_ln162_fu_255_p2 = (!j_0_reg_156.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(j_0_reg_156.read() == ap_const_lv8_80);
}

void CAT_I_I_I_O::thread_icmp_ln164_fu_272_p2() {
    icmp_ln164_fu_272_p2 = (!i_0_reg_167.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_167.read() == ap_const_lv7_40);
}

void CAT_I_I_I_O::thread_icmp_ln169_fu_289_p2() {
    icmp_ln169_fu_289_p2 = (!i2_0_reg_201.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i2_0_reg_201.read() == ap_const_lv7_40);
}

void CAT_I_I_I_O::thread_icmp_ln185_fu_390_p2() {
    icmp_ln185_fu_390_p2 = (!i3_0_reg_235.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i3_0_reg_235.read() == ap_const_lv7_40);
}

void CAT_I_I_I_O::thread_j_10_fu_311_p2() {
    j_10_fu_311_p2 = (!j1_0_reg_190.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j1_0_reg_190.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O::thread_j_11_fu_412_p2() {
    j_11_fu_412_p2 = (!j1_1_reg_224.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(j1_1_reg_224.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void CAT_I_I_I_O::thread_j_fu_266_p2() {
    j_fu_266_p2 = (!j_0_reg_156.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(j_0_reg_156.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void CAT_I_I_I_O::thread_sext_ln158_fu_251_p1() {
    sext_ln158_fu_251_p1 = esl_sext<32,7>(x1_tmp_bits_read.read());
}

void CAT_I_I_I_O::thread_tmp_V_17_fu_442_p2() {
    tmp_V_17_fu_442_p2 = (!zext_ln700_40_fu_439_p1.read().is_01() || !zext_ln185_fu_431_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_40_fu_439_p1.read()) + sc_biguint<66>(zext_ln185_fu_431_p1.read()));
}

void CAT_I_I_I_O::thread_tmp_V_fu_341_p2() {
    tmp_V_fu_341_p2 = (!zext_ln700_37_fu_338_p1.read().is_01() || !zext_ln169_fu_330_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_37_fu_338_p1.read()) + sc_biguint<66>(zext_ln169_fu_330_p1.read()));
}

void CAT_I_I_I_O::thread_w_digits_data_V_addr_6_reg_552() {
    w_digits_data_V_addr_6_reg_552 =  (sc_lv<7>) (ap_const_lv64_60);
}

void CAT_I_I_I_O::thread_w_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<7>) (zext_ln191_fu_407_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<7>) (zext_ln175_fu_306_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        w_digits_data_V_address0 =  (sc_lv<7>) (zext_ln164_reg_491.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_address0 =  (sc_lv<7>) (zext_ln162_fu_261_p1.read());
    } else {
        w_digits_data_V_address0 = "XXXXXXX";
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address1 = w_digits_data_V_addr_8_reg_581_pp1_iter3_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        w_digits_data_V_address1 = w_digits_data_V_addr_6_reg_552.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        w_digits_data_V_address1 =  (sc_lv<7>) (ap_const_lv64_60);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address1 = w_digits_data_V_addr_7_reg_520_pp0_iter3_reg.read();
    } else {
        w_digits_data_V_address1 = "XXXXXXX";
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        w_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        w_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read())))) {
        w_digits_data_V_ce1 = ap_const_logic_1;
    } else {
        w_digits_data_V_ce1 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        w_digits_data_V_d0 = x0_digits_data_V_loa_reg_501.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_d0 = ap_const_lv64_0;
    } else {
        w_digits_data_V_d0 =  (sc_lv<64>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_d1 = add_ln209_7_reg_603.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        w_digits_data_V_d1 = add_ln209_1_reg_562.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_d1 = add_ln209_6_reg_542.read();
    } else {
        w_digits_data_V_d1 =  (sc_lv<64>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln162_fu_255_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        w_digits_data_V_we0 = ap_const_logic_1;
    } else {
        w_digits_data_V_we0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_w_digits_data_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln169_reg_506_pp0_iter3_reg.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln185_reg_567_pp1_iter3_reg.read())))) {
        w_digits_data_V_we1 = ap_const_logic_1;
    } else {
        w_digits_data_V_we1 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_x0_digits_data_V_address0() {
    x0_digits_data_V_address0 =  (sc_lv<6>) (zext_ln164_fu_284_p1.read());
}

void CAT_I_I_I_O::thread_x0_digits_data_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        x0_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_x1_digits_data_V_address0() {
    x1_digits_data_V_address0 =  (sc_lv<6>) (zext_ln174_fu_301_p1.read());
}

void CAT_I_I_I_O::thread_x1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        x1_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_x2_digits_data_V_address0() {
    x2_digits_data_V_address0 =  (sc_lv<6>) (zext_ln190_fu_402_p1.read());
}

void CAT_I_I_I_O::thread_x2_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        x2_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O::thread_zext_ln1468_fu_368_p1() {
    zext_ln1468_fu_368_p1 = esl_zext<33,2>(p_0136_0_reg_178.read());
}

void CAT_I_I_I_O::thread_zext_ln162_fu_261_p1() {
    zext_ln162_fu_261_p1 = esl_zext<64,8>(j_0_reg_156.read());
}

void CAT_I_I_I_O::thread_zext_ln164_fu_284_p1() {
    zext_ln164_fu_284_p1 = esl_zext<64,7>(i_0_reg_167.read());
}

void CAT_I_I_I_O::thread_zext_ln169_fu_330_p1() {
    zext_ln169_fu_330_p1 = esl_zext<66,2>(ap_phi_mux_p_0136_0_phi_fu_182_p4.read());
}

void CAT_I_I_I_O::thread_zext_ln174_fu_301_p1() {
    zext_ln174_fu_301_p1 = esl_zext<64,7>(i2_0_reg_201.read());
}

void CAT_I_I_I_O::thread_zext_ln175_1_fu_317_p1() {
    zext_ln175_1_fu_317_p1 = esl_zext<65,64>(x1_digits_data_V_loa_reg_531.read());
}

void CAT_I_I_I_O::thread_zext_ln175_fu_306_p1() {
    zext_ln175_fu_306_p1 = esl_zext<64,7>(j1_0_reg_190.read());
}

void CAT_I_I_I_O::thread_zext_ln185_fu_431_p1() {
    zext_ln185_fu_431_p1 = esl_zext<66,2>(ap_phi_mux_p_0136_2_phi_fu_216_p4.read());
}

void CAT_I_I_I_O::thread_zext_ln190_fu_402_p1() {
    zext_ln190_fu_402_p1 = esl_zext<64,7>(i3_0_reg_235.read());
}

void CAT_I_I_I_O::thread_zext_ln191_1_fu_418_p1() {
    zext_ln191_1_fu_418_p1 = esl_zext<65,64>(x2_digits_data_V_loa_reg_592.read());
}

void CAT_I_I_I_O::thread_zext_ln191_fu_407_p1() {
    zext_ln191_fu_407_p1 = esl_zext<64,8>(j1_1_reg_224.read());
}

void CAT_I_I_I_O::thread_zext_ln209_4_fu_381_p1() {
    zext_ln209_4_fu_381_p1 = esl_zext<64,33>(add_ln209_reg_557.read());
}

void CAT_I_I_I_O::thread_zext_ln209_fu_372_p1() {
    zext_ln209_fu_372_p1 = esl_zext<33,32>(sext_ln158_reg_469.read());
}

void CAT_I_I_I_O::thread_zext_ln700_36_fu_334_p1() {
    zext_ln700_36_fu_334_p1 = esl_zext<64,2>(ap_phi_mux_p_0136_0_phi_fu_182_p4.read());
}

void CAT_I_I_I_O::thread_zext_ln700_37_fu_338_p1() {
    zext_ln700_37_fu_338_p1 = esl_zext<66,65>(add_ln700_reg_537.read());
}

void CAT_I_I_I_O::thread_zext_ln700_38_fu_421_p1() {
    zext_ln700_38_fu_421_p1 = esl_zext<65,64>(reg_246.read());
}

void CAT_I_I_I_O::thread_zext_ln700_39_fu_435_p1() {
    zext_ln700_39_fu_435_p1 = esl_zext<64,2>(ap_phi_mux_p_0136_2_phi_fu_216_p4.read());
}

void CAT_I_I_I_O::thread_zext_ln700_40_fu_439_p1() {
    zext_ln700_40_fu_439_p1 = esl_zext<66,65>(add_ln700_30_reg_598.read());
}

void CAT_I_I_I_O::thread_zext_ln700_fu_320_p1() {
    zext_ln700_fu_320_p1 = esl_zext<65,64>(reg_246.read());
}

void CAT_I_I_I_O::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln162_fu_255_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln164_fu_272_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 32 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln169_fu_289_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln169_fu_289_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 1024 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln185_fu_390_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln185_fu_390_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<12>) ("XXXXXXXXXXXX");
            break;
    }
}

}

