(DELAYFILE
 (SDFVERSION "3.0")
 (DESIGN "adc_clkgen_with_edgedetect")
 (DATE "Fri Oct 28 17:04:06 2022")
 (VENDOR "Parallax")
 (PROGRAM "STA")
 (VERSION "2.3.1")
 (DIVIDER .)
 (VOLTAGE 1.800::1.800)
 (PROCESS "1.000::1.000")
 (TEMPERATURE 25.000::25.000)
 (TIMESCALE 1ns)
 (CELL
  (CELLTYPE "adc_clkgen_with_edgedetect")
  (INSTANCE)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT dlycontrol1_in[0] clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert.A (0.061:0.061:0.061) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol1_in[0] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert_A.DIODE (0.061:0.061:0.061) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol1_in[1] clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[1] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert_A.DIODE (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[2] clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert.A (0.061:0.061:0.061) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[2] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert_A.DIODE (0.061:0.061:0.061) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[3] clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[3] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert_A.DIODE (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[4] clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol1_in[4] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert_A.DIODE (0.059:0.059:0.059) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol2_in[0] clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol2_in[0] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert_A.DIODE (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol2_in[1] clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol2_in[1] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert_A.DIODE (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol2_in[2] clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert.A (0.064:0.064:0.064) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol2_in[2] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert_A.DIODE (0.064:0.064:0.064) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol2_in[3] clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert.A (0.052:0.052:0.052) (0.025:0.025:0.025))
    (INTERCONNECT dlycontrol2_in[3] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert_A.DIODE (0.051:0.051:0.051) (0.024:0.024:0.024))
    (INTERCONNECT dlycontrol2_in[4] clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert.A (0.059:0.059:0.059) (0.028:0.028:0.028))
    (INTERCONNECT dlycontrol2_in[4] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert_A.DIODE (0.059:0.059:0.059) (0.028:0.028:0.028))
    (INTERCONNECT dlycontrol3_in[0] clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert.A (0.065:0.065:0.065) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol3_in[0] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert_A.DIODE (0.065:0.065:0.065) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol3_in[1] clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert.A (0.068:0.068:0.068) (0.033:0.033:0.033))
    (INTERCONNECT dlycontrol3_in[1] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert_A.DIODE (0.069:0.069:0.069) (0.033:0.033:0.033))
    (INTERCONNECT dlycontrol3_in[2] clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert.A (0.054:0.054:0.054) (0.026:0.026:0.026))
    (INTERCONNECT dlycontrol3_in[2] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert_A.DIODE (0.054:0.054:0.054) (0.026:0.026:0.026))
    (INTERCONNECT dlycontrol3_in[3] clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert.A (0.062:0.062:0.062) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol3_in[3] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert_A.DIODE (0.062:0.062:0.062) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol3_in[4] clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert.A (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol3_in[4] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert_A.DIODE (0.060:0.060:0.060) (0.029:0.029:0.029))
    (INTERCONNECT dlycontrol4_in[0] edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert.A (0.070:0.070:0.070) (0.034:0.034:0.034))
    (INTERCONNECT dlycontrol4_in[0] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert_A.DIODE (0.070:0.070:0.070) (0.034:0.034:0.034))
    (INTERCONNECT dlycontrol4_in[1] edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert.A (0.062:0.062:0.062) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol4_in[1] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert_A.DIODE (0.062:0.062:0.062) (0.030:0.030:0.030))
    (INTERCONNECT dlycontrol4_in[2] edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert.A (0.063:0.063:0.063) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol4_in[2] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert_A.DIODE (0.063:0.063:0.063) (0.031:0.031:0.031))
    (INTERCONNECT dlycontrol4_in[3] edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert.A (0.067:0.067:0.067) (0.033:0.033:0.033))
    (INTERCONNECT dlycontrol4_in[3] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert_A.DIODE (0.067:0.067:0.067) (0.033:0.033:0.033))
    (INTERCONNECT dlycontrol4_in[4] edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert.A (0.066:0.066:0.066) (0.032:0.032:0.032))
    (INTERCONNECT dlycontrol4_in[4] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert_A.DIODE (0.066:0.066:0.066) (0.032:0.032:0.032))
    (INTERCONNECT dlycontrol4_in[5] edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert.A (0.068:0.068:0.068) (0.033:0.033:0.033))
    (INTERCONNECT dlycontrol4_in[5] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert_A.DIODE (0.068:0.068:0.068) (0.033:0.033:0.033))
    (INTERCONNECT ena_in inbuf_1.A (0.052:0.052:0.052) (0.025:0.025:0.025))
    (INTERCONNECT ena_in ANTENNA_inbuf_1_A.DIODE (0.052:0.052:0.052) (0.025:0.025:0.025))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_1\.enablebuffer.A (0.112:0.112:0.112) (0.054:0.054:0.054))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_2\.enablebuffer.A (0.112:0.112:0.112) (0.054:0.054:0.054))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_3\.enablebuffer.A (0.112:0.112:0.112) (0.054:0.054:0.054))
    (INTERCONNECT enable_dlycontrol_in edgedetect\.dly_315ns_1\.enablebuffer.A (0.110:0.110:0.110) (0.053:0.053:0.053))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_edgedetect\.dly_315ns_1\.enablebuffer_A.DIODE (0.113:0.113:0.113) (0.055:0.055:0.055))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_3\.enablebuffer_A.DIODE (0.112:0.112:0.112) (0.055:0.055:0.055))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_2\.enablebuffer_A.DIODE (0.113:0.113:0.113) (0.055:0.055:0.055))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_1\.enablebuffer_A.DIODE (0.112:0.112:0.112) (0.055:0.055:0.055))
    (INTERCONNECT ndecision_finish_in inbuf_3.A (0.051:0.051:0.051) (0.025:0.025:0.025))
    (INTERCONNECT ndecision_finish_in ANTENNA_inbuf_3_A.DIODE (0.051:0.051:0.051) (0.024:0.024:0.024))
    (INTERCONNECT nsample_n_in sampledly04.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT nsample_n_in ANTENNA_sampledly04_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT nsample_p_in sampledly03.A (0.027:0.027:0.027) (0.012:0.012:0.012))
    (INTERCONNECT nsample_p_in ANTENNA_sampledly03_A.DIODE (0.027:0.027:0.027) (0.012:0.012:0.012))
    (INTERCONNECT sample_n_in sampledly02.A (0.048:0.048:0.048) (0.023:0.023:0.023))
    (INTERCONNECT sample_n_in ANTENNA_sampledly02_A.DIODE (0.048:0.048:0.048) (0.023:0.023:0.023))
    (INTERCONNECT sample_p_in sampledly01.A (0.051:0.051:0.051) (0.024:0.024:0.024))
    (INTERCONNECT sample_p_in ANTENNA_sampledly01_A.DIODE (0.052:0.052:0.052) (0.025:0.025:0.025))
    (INTERCONNECT start_conv_in inbuf_2.A (0.059:0.059:0.059) (0.028:0.028:0.028))
    (INTERCONNECT start_conv_in ANTENNA_inbuf_2_A.DIODE (0.059:0.059:0.059) (0.029:0.029:0.029))
    (INTERCONNECT clkgen\.clkdig_inverter.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.clkdig_inverter.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.clkdig_inverter.Y outbuf_1.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_outbuf_1_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux_A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch_B.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux_A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux_A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X clkgen\.clkdig_inverter.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.clkdig_inverter_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out ANTENNA_clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.X clkgen\.nor1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.X outbuf_2.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.nor1.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.nor1.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux_S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[10\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[11\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[12\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[13\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[14\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[15\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[16\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[16\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[17\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[17\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[18\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[18\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[19\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[19\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[20\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[20\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[21\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[21\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[22\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[22\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[23\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[23\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[24\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[24\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[25\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[25\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[26\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[26\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[27\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[27\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[28\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[28\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[29\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[29\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[30\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[30\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.out ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[8\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[9\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.X edgedetect\.nor1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.nor1.Y edgedetect\.or1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.or1.X clkgen\.nor1.B_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT inbuf_1.X edgedetect\.or1.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.nor1.B_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT inbuf_2.X ANTENNA_edgedetect\.nor1_B_N.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT inbuf_2.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux_A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT inbuf_2.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch_B.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT inbuf_3.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT inbuf_3.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT outbuf_1.X clk_dig_out (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT outbuf_2.X clk_comp_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_3.X sample_p_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_4.X sample_n_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_5.X nsample_p_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_6.X nsample_n_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sampledly01.X sampledly11.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly02.X sampledly12.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly03.X sampledly13.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly04.X sampledly14.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly11.X sampledly21.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly12.X sampledly22.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly13.X sampledly23.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly14.X sampledly24.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly21.X sampledly31.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly22.X sampledly32.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly23.X sampledly33.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly24.X sampledly34.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly31.X outbuf_3.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly32.X outbuf_4.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly33.X outbuf_5.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly34.X outbuf_6.A (0.000:0.000:0.000) (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.clkdig_inverter)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.097:0.097:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_1\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.149:0.149:0.149) (0.153:0.153:0.153))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.240:0.240:0.240) (0.202:0.202:0.202))
    (IOPATH B X (0.237:0.237:0.237) (0.215:0.215:0.215))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.038:0.038:0.038) (0.031:0.031:0.031))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.228:0.229:0.229) (0.219:0.219:0.219))
    (IOPATH B X (0.145:0.145:0.145) (0.164:0.164:0.164))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.148:0.148:0.148) (0.311:0.311:0.311))
    (IOPATH A1 X (0.187:0.187:0.187) (0.338:0.338:0.338))
    (IOPATH S X (0.269:0.269:0.269) (0.392:0.392:0.392))
    (IOPATH S X (0.217:0.218:0.218) (0.376:0.376:0.376))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.224:0.224:0.224) (0.193:0.193:0.193))
    (IOPATH B X (0.221:0.221:0.221) (0.206:0.206:0.206))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.036:0.036:0.036) (0.029:0.029:0.029))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.240:0.241:0.241) (0.227:0.227:0.227))
    (IOPATH B X (0.160:0.160:0.160) (0.191:0.192:0.192))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.170:0.170:0.170) (0.328:0.328:0.328))
    (IOPATH A1 X (0.207:0.207:0.207) (0.367:0.367:0.367))
    (IOPATH S X (0.286:0.286:0.287) (0.406:0.406:0.406))
    (IOPATH S X (0.234:0.234:0.234) (0.389:0.389:0.389))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.236:0.236:0.236) (0.200:0.200:0.200))
    (IOPATH B X (0.234:0.234:0.234) (0.213:0.213:0.213))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.033:0.033:0.033))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.244:0.245:0.245) (0.230:0.230:0.230))
    (IOPATH B X (0.168:0.168:0.168) (0.199:0.199:0.200))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.211:0.211:0.211) (0.359:0.359:0.359))
    (IOPATH A1 X (0.257:0.257:0.257) (0.403:0.403:0.403))
    (IOPATH S X (0.330:0.330:0.331) (0.438:0.438:0.439))
    (IOPATH S X (0.278:0.278:0.278) (0.422:0.422:0.422))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.224:0.224:0.224) (0.193:0.193:0.193))
    (IOPATH B X (0.222:0.222:0.222) (0.207:0.207:0.207))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.033:0.033:0.033))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.248:0.248:0.248) (0.232:0.232:0.232))
    (IOPATH B X (0.187:0.187:0.187) (0.218:0.218:0.218))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.214:0.214:0.214) (0.361:0.361:0.361))
    (IOPATH A1 X (0.274:0.274:0.274) (0.416:0.416:0.417))
    (IOPATH S X (0.329:0.329:0.330) (0.438:0.438:0.438))
    (IOPATH S X (0.277:0.277:0.277) (0.421:0.421:0.421))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.234:0.234:0.234) (0.199:0.199:0.199))
    (IOPATH B X (0.231:0.231:0.231) (0.212:0.212:0.212))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.032:0.032:0.032))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.272:0.272:0.272) (0.248:0.248:0.248))
    (IOPATH B X (0.209:0.209:0.209) (0.232:0.232:0.233))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.200:0.200:0.200) (0.350:0.350:0.350))
    (IOPATH A1 X (0.261:0.261:0.262) (0.406:0.407:0.407))
    (IOPATH S X (0.318:0.319:0.319) (0.429:0.430:0.430))
    (IOPATH S X (0.267:0.267:0.267) (0.413:0.413:0.413))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_2\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.151:0.151:0.151) (0.154:0.154:0.154))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.239:0.239:0.239) (0.201:0.201:0.201))
    (IOPATH B X (0.236:0.236:0.236) (0.215:0.215:0.215))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.035:0.035:0.035))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.266:0.266:0.267) (0.245:0.245:0.245))
    (IOPATH B X (0.185:0.185:0.185) (0.200:0.200:0.200))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.161:0.161:0.161) (0.321:0.321:0.321))
    (IOPATH A1 X (0.202:0.202:0.202) (0.355:0.355:0.355))
    (IOPATH S X (0.281:0.282:0.282) (0.401:0.402:0.402))
    (IOPATH S X (0.230:0.230:0.230) (0.385:0.385:0.386))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.230:0.230:0.230) (0.196:0.196:0.196))
    (IOPATH B X (0.226:0.226:0.226) (0.209:0.209:0.209))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.037:0.037:0.037) (0.030:0.030:0.030))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.256:0.256:0.256) (0.238:0.238:0.238))
    (IOPATH B X (0.179:0.179:0.179) (0.205:0.206:0.206))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.293:0.293:0.293))
    (IOPATH A1 X (0.172:0.172:0.172) (0.334:0.334:0.335))
    (IOPATH S X (0.246:0.247:0.247) (0.371:0.371:0.371))
    (IOPATH S X (0.195:0.195:0.195) (0.354:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.238:0.238:0.238) (0.201:0.201:0.201))
    (IOPATH B X (0.235:0.235:0.235) (0.214:0.214:0.214))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.033:0.033:0.033))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.221:0.221:0.222) (0.214:0.214:0.214))
    (IOPATH B X (0.130:0.130:0.131) (0.169:0.169:0.170))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.278:0.278:0.278))
    (IOPATH A1 X (0.142:0.142:0.142) (0.310:0.311:0.311))
    (IOPATH S X (0.234:0.234:0.234) (0.357:0.357:0.357))
    (IOPATH S X (0.182:0.183:0.183) (0.341:0.341:0.341))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.247:0.247:0.247) (0.206:0.206:0.206))
    (IOPATH B X (0.248:0.248:0.248) (0.221:0.221:0.221))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.040:0.040:0.040))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.228:0.228:0.228) (0.219:0.219:0.219))
    (IOPATH B X (0.130:0.130:0.130) (0.167:0.167:0.168))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.282:0.282:0.282))
    (IOPATH A1 X (0.140:0.140:0.141) (0.311:0.311:0.312))
    (IOPATH S X (0.241:0.241:0.241) (0.363:0.363:0.364))
    (IOPATH S X (0.190:0.190:0.190) (0.347:0.348:0.348))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.181:0.181:0.181) (0.170:0.170:0.170))
    (IOPATH B X (0.180:0.180:0.180) (0.184:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.044:0.044:0.044) (0.038:0.038:0.038))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.199:0.199:0.200) (0.195:0.195:0.195))
    (IOPATH B X (0.122:0.122:0.122) (0.161:0.162:0.162))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.289:0.289:0.289))
    (IOPATH A1 X (0.148:0.148:0.149) (0.319:0.319:0.320))
    (IOPATH S X (0.227:0.227:0.227) (0.357:0.357:0.357))
    (IOPATH S X (0.174:0.174:0.174) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_3\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.153:0.153:0.153) (0.156:0.156:0.156))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.244:0.244:0.244) (0.205:0.205:0.205))
    (IOPATH B X (0.245:0.245:0.245) (0.221:0.221:0.221))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.053:0.053:0.053) (0.045:0.045:0.045))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.224:0.224:0.224) (0.216:0.216:0.216))
    (IOPATH B X (0.156:0.156:0.156) (0.158:0.159:0.161))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.285:0.285:0.285))
    (IOPATH A1 X (0.180:0.181:0.181) (0.310:0.311:0.311))
    (IOPATH S X (0.243:0.244:0.244) (0.366:0.366:0.366))
    (IOPATH S X (0.192:0.192:0.192) (0.350:0.350:0.351))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.175:0.175:0.175) (0.167:0.167:0.167))
    (IOPATH B X (0.178:0.178:0.178) (0.184:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.049:0.049:0.049))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.197:0.198:0.198) (0.193:0.193:0.193))
    (IOPATH B X (0.123:0.124:0.124) (0.162:0.163:0.163))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.277:0.277:0.277))
    (IOPATH A1 X (0.138:0.139:0.139) (0.308:0.308:0.309))
    (IOPATH S X (0.214:0.214:0.214) (0.344:0.344:0.344))
    (IOPATH S X (0.160:0.160:0.161) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.169:0.169:0.169))
    (IOPATH B X (0.177:0.177:0.177) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.033:0.033:0.033))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.202:0.202:0.202) (0.197:0.197:0.197))
    (IOPATH B X (0.123:0.124:0.124) (0.163:0.163:0.163))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.131:0.131:0.131) (0.295:0.295:0.295))
    (IOPATH A1 X (0.153:0.153:0.153) (0.324:0.324:0.325))
    (IOPATH S X (0.233:0.233:0.234) (0.363:0.363:0.363))
    (IOPATH S X (0.180:0.180:0.180) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.150:0.150:0.150) (0.152:0.152:0.152))
    (IOPATH B X (0.147:0.147:0.147) (0.164:0.164:0.164))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.033:0.033:0.033))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.191:0.192:0.192) (0.185:0.185:0.185))
    (IOPATH B X (0.127:0.128:0.128) (0.167:0.167:0.168))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.282:0.282:0.282))
    (IOPATH A1 X (0.147:0.147:0.148) (0.316:0.316:0.316))
    (IOPATH S X (0.211:0.212:0.212) (0.340:0.340:0.340))
    (IOPATH S X (0.155:0.155:0.155) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.157:0.157:0.157) (0.156:0.156:0.156))
    (IOPATH B X (0.152:0.152:0.152) (0.168:0.168:0.168))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.037:0.037:0.037) (0.030:0.030:0.030))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.196:0.196:0.197) (0.190:0.190:0.190))
    (IOPATH B X (0.126:0.126:0.127) (0.165:0.165:0.166))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.147:0.147:0.147) (0.311:0.311:0.311))
    (IOPATH A1 X (0.170:0.171:0.171) (0.341:0.341:0.342))
    (IOPATH S X (0.241:0.242:0.242) (0.371:0.371:0.371))
    (IOPATH S X (0.186:0.186:0.186) (0.355:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__nor2b_1")
  (INSTANCE clkgen\.nor1)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.187:0.187:0.187) (0.066:0.066:0.067))
    (IOPATH B_N Y (0.192:0.192:0.192) (0.149:0.149:0.149))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE edgedetect\.dly_315ns_1\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.187:0.187:0.187) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.264:0.264) (0.215:0.215:0.215))
    (IOPATH B X (0.243:0.243:0.243) (0.219:0.219:0.219))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.038:0.038:0.038) (0.030:0.030:0.030))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.219:0.219:0.219) (0.212:0.212:0.212))
    (IOPATH B X (0.171:0.171:0.171) (0.196:0.196:0.196))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.154:0.154:0.154) (0.315:0.315:0.315))
    (IOPATH A1 X (0.240:0.240:0.240) (0.375:0.375:0.375))
    (IOPATH S X (0.275:0.276:0.276) (0.397:0.397:0.397))
    (IOPATH S X (0.225:0.225:0.225) (0.381:0.381:0.381))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.256:0.256:0.256) (0.211:0.211:0.211))
    (IOPATH B X (0.237:0.237:0.237) (0.216:0.216:0.216))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.043:0.043:0.043) (0.036:0.036:0.036))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.255:0.255:0.255) (0.238:0.238:0.238))
    (IOPATH B X (0.172:0.172:0.173) (0.200:0.201:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.151:0.151:0.151) (0.314:0.314:0.314))
    (IOPATH A1 X (0.190:0.191:0.191) (0.353:0.354:0.354))
    (IOPATH S X (0.271:0.272:0.272) (0.394:0.394:0.394))
    (IOPATH S X (0.220:0.220:0.220) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.260:0.260:0.260) (0.213:0.213:0.213))
    (IOPATH B X (0.240:0.240:0.240) (0.217:0.217:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.038:0.038:0.038) (0.031:0.031:0.031))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.245:0.245:0.246) (0.231:0.231:0.231))
    (IOPATH B X (0.160:0.160:0.160) (0.192:0.192:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.158:0.158:0.158) (0.319:0.319:0.319))
    (IOPATH A1 X (0.196:0.196:0.196) (0.358:0.358:0.359))
    (IOPATH S X (0.279:0.279:0.280) (0.400:0.400:0.400))
    (IOPATH S X (0.228:0.228:0.228) (0.384:0.384:0.384))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.262:0.262:0.262) (0.213:0.213:0.213))
    (IOPATH B X (0.244:0.244:0.244) (0.220:0.220:0.220))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.040:0.040:0.040))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.264:0.265:0.265) (0.244:0.244:0.244))
    (IOPATH B X (0.181:0.182:0.182) (0.207:0.207:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.277:0.277:0.277))
    (IOPATH A1 X (0.153:0.154:0.154) (0.317:0.317:0.317))
    (IOPATH S X (0.235:0.235:0.235) (0.357:0.357:0.357))
    (IOPATH S X (0.184:0.184:0.184) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.271:0.271:0.271) (0.218:0.218:0.218))
    (IOPATH B X (0.253:0.253:0.253) (0.225:0.225:0.225))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.041:0.041:0.041))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.236:0.236:0.237) (0.226:0.226:0.226))
    (IOPATH B X (0.136:0.136:0.137) (0.171:0.172:0.172))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.285:0.285:0.285))
    (IOPATH A1 X (0.142:0.143:0.143) (0.314:0.314:0.314))
    (IOPATH S X (0.245:0.245:0.246) (0.368:0.368:0.368))
    (IOPATH S X (0.195:0.195:0.195) (0.352:0.352:0.352))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.264:0.264) (0.215:0.215:0.215))
    (IOPATH B X (0.247:0.247:0.247) (0.222:0.222:0.222))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.042:0.042:0.042))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.223:0.223:0.223) (0.215:0.215:0.216))
    (IOPATH B X (0.127:0.127:0.128) (0.166:0.166:0.167))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.137:0.137:0.137) (0.301:0.301:0.301))
    (IOPATH A1 X (0.161:0.162:0.162) (0.332:0.332:0.333))
    (IOPATH S X (0.259:0.259:0.259) (0.383:0.383:0.383))
    (IOPATH S X (0.208:0.208:0.208) (0.366:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__nor2b_1")
  (INSTANCE edgedetect\.nor1)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.119:0.120:0.120) (0.051:0.051:0.052))
    (IOPATH B_N Y (0.175:0.175:0.175) (0.169:0.169:0.169))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE edgedetect\.or1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.104:0.104:0.104) (0.214:0.214:0.214))
    (IOPATH B X (0.113:0.113:0.113) (0.206:0.206:0.206))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.144:0.144:0.144) (0.114:0.114:0.114))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.264:0.264) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.133:0.133:0.133) (0.107:0.107:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.198:0.198:0.198) (0.190:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.175:0.175:0.175) (0.187:0.187:0.188))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.159:0.159:0.159) (0.165:0.165:0.165))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.155:0.155:0.155) (0.162:0.162:0.162))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.153:0.153:0.153) (0.161:0.161:0.161))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.153:0.153:0.153) (0.161:0.161:0.161))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.246:0.246:0.246) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly02)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.263:0.263:0.263) (0.355:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly03)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.234:0.234:0.234) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly04)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.233:0.233) (0.336:0.336:0.336))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.259:0.259:0.259) (0.359:0.359:0.359))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.242:0.242:0.242) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.235:0.235) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.233:0.233) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.253:0.253:0.253) (0.354:0.354:0.354))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.240:0.240:0.240) (0.346:0.346:0.346))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.233:0.233) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.233:0.233) (0.340:0.340:0.340))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.251:0.251:0.251) (0.353:0.353:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.242:0.242:0.242) (0.346:0.346:0.346))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.239:0.239:0.239) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.239:0.239:0.239) (0.344:0.344:0.344))
   )
  )
 )
)
