/*
 * TI816X-specific PRCM register access macros
 *
 * Copyright (C) 2010-2011 Texas Instruments, Inc. - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_PRCM816X_H
#define __ARCH_ARM_MACH_OMAP2_PRCM816X_H

#include "prcm81xx.h"

/*
 * TI816x-specific PRCM registers offsets. The offsets below are
 * relative to the PRCM instance base.
 */

/* CM_DPLL */
#define TI816X_CM_DPLL_SYSCLK1_CLKSEL_OFFSET		0x0000
#define TI816X_CM_DPLL_SYSCLK1_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0000)
#define TI816X_CM_DPLL_SYSCLK2_CLKSEL_OFFSET		0x0004
#define TI816X_CM_DPLL_SYSCLK2_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0004)
#define TI816X_CM_DPLL_SYSCLK3_CLKSEL_OFFSET		0x0008
#define TI816X_CM_DPLL_SYSCLK3_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0008)
#define TI816X_CM_DPLL_SYSCLK4_CLKSEL_OFFSET		0x000C
#define TI816X_CM_DPLL_SYSCLK4_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x000C)
#define TI816X_CM_DPLL_SYSCLK5_CLKSEL_OFFSET		0x0010
#define TI816X_CM_DPLL_SYSCLK5_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0010)
#define TI816X_CM_DPLL_SYSCLK6_CLKSEL_OFFSET		0x0014
#define TI816X_CM_DPLL_SYSCLK6_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0014)
#define TI816X_CM_DPLL_SYSCLK7_CLKSEL_OFFSET		0x0018
#define TI816X_CM_DPLL_SYSCLK7_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0018)
#define TI816X_CM_DPLL_SYSCLK10_CLKSEL_OFFSET		0x0024
#define TI816X_CM_DPLL_SYSCLK10_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0024)
#define TI816X_CM_DPLL_SYSCLK11_CLKSEL_OFFSET		0x002C
#define TI816X_CM_DPLL_SYSCLK11_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x002C)
#define TI816X_CM_DPLL_SYSCLK12_CLKSEL_OFFSET		0x0030
#define TI816X_CM_DPLL_SYSCLK12_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0030)
#define TI816X_CM_DPLL_SYSCLK13_CLKSEL_OFFSET		0x0034
#define TI816X_CM_DPLL_SYSCLK13_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0034)
#define TI816X_CM_DPLL_SYSCLK15_CLKSEL_OFFSET		0x0038
#define TI816X_CM_DPLL_SYSCLK15_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0038)
#define TI816X_CM_DPLL_VPB3_CLKSEL_OFFSET		0x0040
#define TI816X_CM_DPLL_VPB3_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0040)
#define TI816X_CM_DPLL_VPC1_CLKSEL_OFFSET		0x0044
#define TI816X_CM_DPLL_VPC1_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0044)
#define TI816X_CM_DPLL_VPD1_CLKSEL_OFFSET		0x0048
#define TI816X_CM_DPLL_VPD1_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0048)
#define TI816X_CM_DPLL_SYSCLK19_CLKSEL_OFFSET		0x004C
#define TI816X_CM_DPLL_SYSCLK19_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x004C)
#define TI816X_CM_DPLL_SYSCLK20_CLKSEL_OFFSET		0x0050
#define TI816X_CM_DPLL_SYSCLK20_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0050)
#define TI816X_CM_DPLL_SYSCLK21_CLKSEL_OFFSET		0x0054
#define TI816X_CM_DPLL_SYSCLK21_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0054)
#define TI816X_CM_DPLL_SYSCLK22_CLKSEL_OFFSET		0x0058
#define TI816X_CM_DPLL_SYSCLK22_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0058)
#define TI816X_CM_DPLL_APA_CLKSEL_OFFSET		0x005C
#define TI816X_CM_DPLL_APA_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x005C)
#define TI816X_CM_DPLL_SYSCLK14_CLKSEL_OFFSET		0x0070
#define TI816X_CM_DPLL_SYSCLK14_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0070)
#define TI816X_CM_DPLL_SYSCLK16_CLKSEL_OFFSET		0x0074
#define TI816X_CM_DPLL_SYSCLK16_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0074)
#define TI816X_CM_DPLL_SYSCLK18_CLKSEL_OFFSET		0x0078
#define TI816X_CM_DPLL_SYSCLK18_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0078)
#define TI816X_CM_DPLL_AUDIOCLK_MCASP0_CLKSEL_OFFSET	0x007C
#define TI816X_CM_DPLL_AUDIOCLK_MCASP0_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x007C)
#define TI816X_CM_DPLL_AUDIOCLK_MCASP1_CLKSEL_OFFSET	0x0080
#define TI816X_CM_DPLL_AUDIOCLK_MCASP1_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0080)
#define TI816X_CM_DPLL_AUDIOCLK_MCASP2_CLKSEL_OFFSET	0x0084
#define TI816X_CM_DPLL_AUDIOCLK_MCASP2_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0084)
#define TI816X_CM_DPLL_AUDIOCLK_MCBSP_CLKSEL_OFFSET	0x0088
#define TI816X_CM_DPLL_AUDIOCLK_MCBSP_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0088)
#define TI816X_CM_DPLL_TIMER1_CLKSEL_OFFSET		0x0090
#define TI816X_CM_DPLL_TIMER1_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0090)
#define TI816X_CM_DPLL_TIMER2_CLKSEL_OFFSET		0x0094
#define TI816X_CM_DPLL_TIMER2_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0094)
#define TI816X_CM_DPLL_TIMER3_CLKSEL_OFFSET		0x0098
#define TI816X_CM_DPLL_TIMER3_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x0098)
#define TI816X_CM_DPLL_TIMER4_CLKSEL_OFFSET		0x009C
#define TI816X_CM_DPLL_TIMER4_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x009C)
#define TI816X_CM_DPLL_TIMER5_CLKSEL_OFFSET		0x00A0
#define TI816X_CM_DPLL_TIMER5_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00A0)
#define TI816X_CM_DPLL_TIMER6_CLKSEL_OFFSET		0x00A4
#define TI816X_CM_DPLL_TIMER6_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00A4)
#define TI816X_CM_DPLL_TIMER7_CLKSEL_OFFSET		0x00A8
#define TI816X_CM_DPLL_TIMER7_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00A8)
#define TI816X_CM_DPLL_HDMI_CLKSEL_OFFSET		0x00AC
#define TI816X_CM_DPLL_HDMI_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00AC)
#define TI816X_CM_DPLL_SYSCLK23_CLKSEL_OFFSET		0x00B0
#define TI816X_CM_DPLL_SYSCLK23_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00B0)
#define TI816X_CM_DPLL_SYSCLK24_CLKSEL_OFFSET		0x00B4
#define TI816X_CM_DPLL_SYSCLK24_CLKSEL			TI81XX_CM_REGADDR(TI81XX_CM_DPLL_INST, 0x00B4)

/* CM_DEFAULT */
#define TI816X_CM_DEFAULT_L3_MED_CLKSTCTRL_OFFSET	0x0004
#define TI816X_CM_DEFAULT_L3_MED_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0004)
#define TI816X_CM_DEFAULT_L3_FAST_CLKSTCTRL_OFFSET	0x0008
#define TI816X_CM_DEFAULT_L3_FAST_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0008)
#define TI816X_CM_DEFAULT_TPPSS_CLKSTCTRL_OFFSET	0x000C
#define TI816X_CM_DEFAULT_TPPSS_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x000C)
#define TI816X_CM_DEFAULT_PCI_CLKSTCTRL_OFFSET		0x0010
#define TI816X_CM_DEFAULT_PCI_CLKSTCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0010)
#define TI816X_CM_DEFAULT_L3_SLOW_CLKSTCTRL_OFFSET	0x0014
#define TI816X_CM_DEFAULT_L3_SLOW_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0014)
#define TI816X_CM_DEFAULT_DUCATI_CLKSTCTRL_OFFSET	0x0018
#define TI816X_CM_DEFAULT_DUCATI_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0018)
#define TI816X_CM_DEFAULT_EMIF_0_CLKCTRL_OFFSET		0x0020
#define TI816X_CM_DEFAULT_EMIF_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0020)
#define TI816X_CM_DEFAULT_EMIF_1_CLKCTRL_OFFSET		0x0024
#define TI816X_CM_DEFAULT_EMIF_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0024)
#define TI816X_CM_DEFAULT_DMM_CLKCTRL_OFFSET		0x0028
#define TI816X_CM_DEFAULT_DMM_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0028)
#define TI816X_CM_DEFAULT_FW_CLKCTRL_OFFSET		0x002C
#define TI816X_CM_DEFAULT_FW_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x002C)
#define TI816X_CM_DEFAULT_TPPSS_CLKCTRL_OFFSET		0x0054
#define TI816X_CM_DEFAULT_TPPSS_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0054)
#define TI816X_CM_DEFAULT_USB_CLKCTRL_OFFSET		0x0058
#define TI816X_CM_DEFAULT_USB_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0058)
#define TI816X_CM_DEFAULT_SATA_CLKCTRL_OFFSET		0x0060
#define TI816X_CM_DEFAULT_SATA_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0060)
#define TI816X_CM_DEFAULT_DUCATI_CLKCTRL_OFFSET		0x0074
#define TI816X_CM_DEFAULT_DUCATI_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0074)
#define TI816X_CM_DEFAULT_PCI_CLKCTRL_OFFSET		0x0078
#define TI816X_CM_DEFAULT_PCI_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_INST, 0x0078)

/* CM_ALWON */
#define TI816X_CM_ALWON_OCMC_1_CLKSTCTRL_OFFSET		0x0018
#define TI816X_CM_ALWON_OCMC_1_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0018)
#define TI816X_CM_ALWON_MPU_CLKSTCTRL_OFFSET		0x001C
#define TI816X_CM_ALWON_MPU_CLKSTCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x001C)
#define TI816X_CM_ALWON_TIMER_0_CLKCTRL_OFFSET		0x016C
#define TI816X_CM_ALWON_TIMER_0_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x016C)
#define TI816X_CM_ALWON_TIMER_1_CLKCTRL_OFFSET		0x0170
#define TI816X_CM_ALWON_TIMER_1_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0170)
#define TI816X_CM_ALWON_TIMER_2_CLKCTRL_OFFSET		0x0174
#define TI816X_CM_ALWON_TIMER_2_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0174)
#define TI816X_CM_ALWON_TIMER_3_CLKCTRL_OFFSET		0x0178
#define TI816X_CM_ALWON_TIMER_3_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0178)
#define TI816X_CM_ALWON_TIMER_5_CLKCTRL_OFFSET		0x0180
#define TI816X_CM_ALWON_TIMER_5_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0180)
#define TI816X_CM_ALWON_TIMER_6_CLKCTRL_OFFSET		0x0184
#define TI816X_CM_ALWON_TIMER_6_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0184)
#define TI816X_CM_ALWON_TIMER_7_CLKCTRL_OFFSET		0x0188
#define TI816X_CM_ALWON_TIMER_7_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0188)
#define TI816X_CM_ALWON_OCMC_1_CLKCTRL_OFFSET		0x01B8
#define TI816X_CM_ALWON_OCMC_1_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x01B8)
#define TI816X_CM_ALWON_SMARTCARD_0_CLKCTR_OFFSET	0x01BC
#define TI816X_CM_ALWON_SMARTCARD_0_CLKCTR		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x01BC)
#define TI816X_CM_ALWON_SMARTCARD_1_CLKCTR_OFFSET	0x01C0
#define TI816X_CM_ALWON_SMARTCARD_1_CLKCTR		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x01C0)
#define TI816X_CM_ALWON_SECSS_CLKCTRL_OFFSET		0x01C8
#define TI816X_CM_ALWON_SECSS_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x01C8)
#define TI816X_CM_ALWON_SR_2_CLKCTRL_OFFSET		0x0210
#define TI816X_CM_ALWON_SR_2_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0210)
#define TI816X_CM_ALWON_SR_3_CLKCTRL_OFFSET		0x0214
#define TI816X_CM_ALWON_SR_3_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0214)
#define TI816X_CM_ALWON_SR_4_CLKCTRL_OFFSET		0x0218
#define TI816X_CM_ALWON_SR_4_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0218)
#define TI816X_CM_ALWON_SR_5_CLKCTRL_OFFSET		0x021C
#define TI816X_CM_ALWON_SR_5_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x021C)
#define TI816X_CM_ALWON_SR_6_CLKCTRL_OFFSET		0x0220
#define TI816X_CM_ALWON_SR_6_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0220)
#define TI816X_CM_ALWON_SR_7_CLKCTRL_OFFSET		0x0224
#define TI816X_CM_ALWON_SR_7_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0224)
#define TI816X_CM_ALWON_CUST_EFUSE_CLKCTRL_OFFSET	0x0228
#define TI816X_CM_ALWON_CUST_EFUSE_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_INST, 0x0228)

/* CM_ACTIVE */
#define TI816X_CM_ACTIVE_HDDSS_CLKSTCTRL_OFFSET		0x0004
#define TI816X_CM_ACTIVE_HDDSS_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ACTIVE_INST, 0x0004)
#define TI816X_CM_ACTIVE_HDMI_CLKSTCTRL_OFFSET		0x0008
#define TI816X_CM_ACTIVE_HDMI_CLKSTCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ACTIVE_INST, 0x0008)
#define TI816X_CM_ACTIVE_HDDSS_CLKCTRL_OFFSET		0x0024
#define TI816X_CM_ACTIVE_HDDSS_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ACTIVE_INST, 0x0024)
#define TI816X_CM_ACTIVE_HDMI_CLKCTRL_OFFSET		0x0028
#define TI816X_CM_ACTIVE_HDMI_CLKCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ACTIVE_INST, 0x0028)

#endif
