

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Thu Oct 20 14:32:29 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F458
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F458 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52  003FF2                     __pcinit:
    53                           	callstack 0
    54  003FF2                     start_initialization:
    55                           	callstack 0
    56  003FF2                     __initialization:
    57                           	callstack 0
    58  003FF2                     end_of_initialization:
    59                           	callstack 0
    60  003FF2                     __end_of__initialization:
    61                           	callstack 0
    62  003FF2  0100               	movlb	0
    63  003FF4  EFFC  F01F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66  000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68  000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 65 in file "main.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    89 ;;      Params:         0       0       0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102  003FF8                     __ptext0:
   103                           	callstack 0
   104  003FF8                     _main:
   105                           	callstack 31
   106  003FF8  FFFF               	dw	65535	; assembler added errata NOP
   107  003FFA  EF01  F000         	goto	start
   108  003FFE                     __end_of_main:
   109                           	callstack 0
   110  003FFE  FFFF               	dw	65535	; assembler added errata NOP
   111                           
   112                           	psect	rparam
   113  0000                     
   114                           	psect	idloc
   115                           
   116                           ;Config register IDLOC0 @ 0x200000
   117                           ;	unspecified, using default values
   118  200000                     	org	2097152
   119  200000  FF                 	db	255
   120                           
   121                           ;Config register IDLOC1 @ 0x200001
   122                           ;	unspecified, using default values
   123  200001                     	org	2097153
   124  200001  FF                 	db	255
   125                           
   126                           ;Config register IDLOC2 @ 0x200002
   127                           ;	unspecified, using default values
   128  200002                     	org	2097154
   129  200002  FF                 	db	255
   130                           
   131                           ;Config register IDLOC3 @ 0x200003
   132                           ;	unspecified, using default values
   133  200003                     	org	2097155
   134  200003  FF                 	db	255
   135                           
   136                           ;Config register IDLOC4 @ 0x200004
   137                           ;	unspecified, using default values
   138  200004                     	org	2097156
   139  200004  FF                 	db	255
   140                           
   141                           ;Config register IDLOC5 @ 0x200005
   142                           ;	unspecified, using default values
   143  200005                     	org	2097157
   144  200005  FF                 	db	255
   145                           
   146                           ;Config register IDLOC6 @ 0x200006
   147                           ;	unspecified, using default values
   148  200006                     	org	2097158
   149  200006  FF                 	db	255
   150                           
   151                           ;Config register IDLOC7 @ 0x200007
   152                           ;	unspecified, using default values
   153  200007                     	org	2097159
   154  200007  FF                 	db	255
   155                           
   156                           	psect	config
   157                           
   158                           ; Padding undefined space
   159  300000                     	org	3145728
   160  300000  FF                 	db	255
   161                           
   162                           ;Config register CONFIG1H @ 0x300001
   163                           ;	Oscillator Selection bits
   164                           ;	OSC = HS, HS oscillator
   165                           ;	Oscillator System Clock Switch Enable bit
   166                           ;	OSCS = OFF, Oscillator system clock switch option is disabled (main oscillator is sour
      +                          ce)
   167  300001                     	org	3145729
   168  300001  22                 	db	34
   169                           
   170                           ;Config register CONFIG2L @ 0x300002
   171                           ;	Power-up Timer Enable bit
   172                           ;	PWRT = OFF, PWRT disabled
   173                           ;	Brown-out Reset Enable bit
   174                           ;	BOR = OFF, Brown-out Reset disabled
   175                           ;	Brown-out Reset Voltage bits
   176                           ;	BORV = 25, VBOR set to 2.5V
   177  300002                     	org	3145730
   178  300002  0D                 	db	13
   179                           
   180                           ;Config register CONFIG2H @ 0x300003
   181                           ;	Watchdog Timer Enable bit
   182                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   183                           ;	Watchdog Timer Postscale Select bits
   184                           ;	WDTPS = 128, 1:128
   185  300003                     	org	3145731
   186  300003  0E                 	db	14
   187                           
   188                           ;Config register CONFIG4L @ 0x300006
   189                           ;	Stack Full/Underflow Reset Enable bit
   190                           ;	STVR = OFF, Stack Full/Underflow will not cause Reset
   191                           ;	Low-Voltage ICSP Enable bit
   192                           ;	LVP = OFF, Low-Voltage ICSP disabled
   193                           ;	Background Debugger Enable bit
   194                           ;	DEBUG = 0x1, unprogrammed default
   195  300006                     	org	3145734
   196  300006  80                 	db	128
   197                           
   198                           ; Padding undefined space
   199  300007                     	org	3145735
   200  300007  FF                 	db	255
   201                           
   202                           ;Config register CONFIG5L @ 0x300008
   203                           ;	Code Protection bit
   204                           ;	CP0 = OFF, Block 0 (000200-001FFFh) not code protected
   205                           ;	Code Protection bit
   206                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code protected
   207                           ;	Code Protection bit
   208                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code protected
   209                           ;	Code Protection bit
   210                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code protected
   211  300008                     	org	3145736
   212  300008  0F                 	db	15
   213                           
   214                           ;Config register CONFIG5H @ 0x300009
   215                           ;	Boot Block Code Protection bit
   216                           ;	CPB = OFF, Boot Block (000000-0001FFh) not code protected
   217                           ;	Data EEPROM Code Protection bit
   218                           ;	CPD = OFF, Data EEPROM not code protected
   219  300009                     	org	3145737
   220  300009  C0                 	db	192
   221                           
   222                           ;Config register CONFIG6L @ 0x30000A
   223                           ;	Write Protection bit
   224                           ;	WRT0 = OFF, Block 0 (000200-001FFFh) not write protected
   225                           ;	Write Protection bit
   226                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write protected
   227                           ;	Write Protection bit
   228                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write protected
   229                           ;	Write Protection bit
   230                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write protected
   231  30000A                     	org	3145738
   232  30000A  0F                 	db	15
   233                           
   234                           ;Config register CONFIG6H @ 0x30000B
   235                           ;	Configuration Register Write Protection bit
   236                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write protected
   237                           ;	Boot Block Write Protection bit
   238                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write protected
   239                           ;	Data EEPROM Write Protection bit
   240                           ;	WRTD = OFF, Data EEPROM not write protected
   241  30000B                     	org	3145739
   242  30000B  E0                 	db	224
   243                           
   244                           ;Config register CONFIG7L @ 0x30000C
   245                           ;	Table Read Protection bit
   246                           ;	EBTR0 = OFF, Block 0 (000200-001FFFh) not protected from Table Reads executed in other
      +                           blocks
   247                           ;	Table Read Protection bit
   248                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from Table Reads executed in other
      +                           blocks
   249                           ;	Table Read Protection bit
   250                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from Table Reads executed in other
      +                           blocks
   251                           ;	Table Read Protection bit
   252                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from Table Reads executed in other
      +                           blocks
   253  30000C                     	org	3145740
   254  30000C  0F                 	db	15
   255                           
   256                           ;Config register CONFIG7H @ 0x30000D
   257                           ;	Boot Block Table Read Protection bit
   258                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from Table Reads executed in ot
      +                          her blocks
   259  30000D                     	org	3145741
   260  30000D  40                 	db	64
   261                           tosu	equ	0xFFF
   262                           tosh	equ	0xFFE
   263                           tosl	equ	0xFFD
   264                           stkptr	equ	0xFFC
   265                           pclatu	equ	0xFFB
   266                           pclath	equ	0xFFA
   267                           pcl	equ	0xFF9
   268                           tblptru	equ	0xFF8
   269                           tblptrh	equ	0xFF7
   270                           tblptrl	equ	0xFF6
   271                           tablat	equ	0xFF5
   272                           prodh	equ	0xFF4
   273                           prodl	equ	0xFF3
   274                           indf0	equ	0xFEF
   275                           postinc0	equ	0xFEE
   276                           postdec0	equ	0xFED
   277                           preinc0	equ	0xFEC
   278                           plusw0	equ	0xFEB
   279                           fsr0h	equ	0xFEA
   280                           fsr0l	equ	0xFE9
   281                           wreg	equ	0xFE8
   282                           indf1	equ	0xFE7
   283                           postinc1	equ	0xFE6
   284                           postdec1	equ	0xFE5
   285                           preinc1	equ	0xFE4
   286                           plusw1	equ	0xFE3
   287                           fsr1h	equ	0xFE2
   288                           fsr1l	equ	0xFE1
   289                           bsr	equ	0xFE0
   290                           indf2	equ	0xFDF
   291                           postinc2	equ	0xFDE
   292                           postdec2	equ	0xFDD
   293                           preinc2	equ	0xFDC
   294                           plusw2	equ	0xFDB
   295                           fsr2h	equ	0xFDA
   296                           fsr2l	equ	0xFD9
   297                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFR          100      0       0      16        0.0%
ABS                  0      0       0      17        0.0%
BIGRAM             5FF      0       0      18        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Thu Oct 20 14:32:29 2022

                                                           l5 3FF8  
                                                         l681 3FF8  
                                                        _main 3FF8  
                                                        start 0002  
                                                ___param_bank 000000  
                                                       ?_main 0000  
                                             __initialization 3FF2  
                                                __end_of_main 3FFE  
                                                      ??_main 0000  
                                               __activetblptr 000000  
                                                      isa$std 000001  
                                                  __accesstop 0060  
                                     __end_of__initialization 3FF2  
                                               ___rparam_used 000001  
                                              __pcstackCOMRAM 0000  
                                                     __Hparam 0000  
                                                     __Lparam 0000  
                                                     __pcinit 3FF2  
                                                     __ramtop 0600  
                                                     __ptext0 3FF8  
                                        end_of_initialization 3FF2  
                                         start_initialization 3FF2  
                                                    __Hrparam 0000  
                                                    __Lrparam 0000  
                                                    isa$xinst 000000  
