Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jan 11 00:27:48 2024
| Host         : DELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GAME_TOP_timing_summary_routed.rpt -rpx GAME_TOP_timing_summary_routed.rpx
| Design       : GAME_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: uut_divider/clk1000hz_reg/C (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: uut_divider/clk2Mhz_reg/C (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: uut_vga/clk1s_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2065 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.580      -16.713                      3                  208        0.240        0.000                      0                  208        3.000        0.000                       0                   116  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clk_out2_clk_wiz_0  {0.000 40.769}     81.538          12.264          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.580      -16.713                      3                   78        0.240        0.000                      0                   78        7.192        0.000                       0                    44  
  clk_out2_clk_wiz_0       77.067        0.000                      0                  130        0.262        0.000                      0                  130       40.269        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -6.580ns,  Total Violation      -16.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.580ns  (required time - arrival time)
  Source:                 uut_vga/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/color_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.812ns  (logic 9.190ns (42.132%)  route 12.622ns (57.868%))
  Logic Levels:           31  (CARRY4=15 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 13.339 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.613    -2.434    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  uut_vga/v_cnt_reg[3]/Q
                         net (fo=6, routed)           0.825    -1.153    uut_vga/v_cnt_reg_n_0_[3]
    SLICE_X49Y136        LUT5 (Prop_lut5_I0_O)        0.124    -1.029 f  uut_vga/color_r[1]_i_6/O
                         net (fo=2, routed)           0.581    -0.448    uut_vga/color_r[1]_i_6_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    -0.324 r  uut_vga/color_r[1]_i_4/O
                         net (fo=1, routed)           0.154    -0.170    uut_vga/color_r[1]_i_4_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I5_O)        0.124    -0.046 r  uut_vga/color_r[1]_i_2/O
                         net (fo=61, routed)          0.877     0.830    uut_vga/color_r[1]_i_2_n_0
    SLICE_X54Y137        LUT2 (Prop_lut2_I0_O)        0.124     0.954 r  uut_vga/color_r[3]_i_288/O
                         net (fo=1, routed)           0.000     0.954    uut_vga/color_r[3]_i_288_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.487 r  uut_vga/color_r_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     1.487    uut_vga/color_r_reg[3]_i_114_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.604 r  uut_vga/color_r_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.604    uut_vga/color_r_reg[3]_i_144_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.858 r  uut_vga/color_r_reg[3]_i_59/CO[0]
                         net (fo=287, routed)         1.089     2.948    uut_vga_n_92
    SLICE_X52Y136        LUT2 (Prop_lut2_I1_O)        0.367     3.315 r  color_r[3]_i_940/O
                         net (fo=1, routed)           0.000     3.315    uut_vga/h_cnt_reg[10]_29[0]
    SLICE_X52Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.847 r  uut_vga/color_r_reg[3]_i_690/CO[3]
                         net (fo=24, routed)          0.953     4.799    uut_vga/color_r_reg[3]_i_690_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.379 r  uut_vga/color_r_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000     5.379    uut_vga/color_r_reg[3]_i_689_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.650 r  uut_vga/color_r_reg[3]_i_691/CO[0]
                         net (fo=45, routed)          0.863     6.513    uut_vga/color_g_reg[2]_28[0]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.373     6.886 r  uut_vga/color_r[3]_i_480/O
                         net (fo=1, routed)           0.000     6.886    uut_vga/color_r[3]_i_480_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.526 r  uut_vga/color_r_reg[3]_i_336/O[3]
                         net (fo=5, routed)           0.487     8.013    uut_vga/color_r_reg[3]_i_336_n_4
    SLICE_X50Y140        LUT3 (Prop_lut3_I1_O)        0.306     8.319 r  uut_vga/color_r[3]_i_1679/O
                         net (fo=1, routed)           0.631     8.950    uut_vga/color_r[3]_i_1679_n_0
    SLICE_X52Y146        LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  uut_vga/color_r[3]_i_1488/O
                         net (fo=1, routed)           0.000     9.074    uut_vga/color_r[3]_i_1488_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  uut_vga/color_r_reg[3]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     9.624    uut_vga/color_r_reg[3]_i_1248_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.958 r  uut_vga/color_r_reg[3]_i_950/O[1]
                         net (fo=9, routed)           0.884    10.841    uut_vga_n_145
    SLICE_X49Y148        LUT3 (Prop_lut3_I0_O)        0.303    11.144 r  color_r[3]_i_944/O
                         net (fo=1, routed)           0.337    11.481    color_r[3]_i_944_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.988 r  color_r_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    11.988    color_r_reg[3]_i_692_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.210 r  color_r_reg[3]_i_493/O[0]
                         net (fo=3, routed)           0.808    13.018    uut_vga/h_cnt_reg[10]_111[0]
    SLICE_X50Y148        LUT3 (Prop_lut3_I0_O)        0.299    13.317 r  uut_vga/color_r[3]_i_687/O
                         net (fo=1, routed)           0.000    13.317    uut_vga/color_r[3]_i_687_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.850 r  uut_vga/color_r_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.850    uut_vga/color_r_reg[3]_i_450_n_0
    SLICE_X50Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  uut_vga/color_r_reg[3]_i_325/CO[3]
                         net (fo=1, routed)           0.001    13.968    uut_vga/color_r_reg[3]_i_325_n_0
    SLICE_X50Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  uut_vga/color_r_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.085    uut_vga/color_r_reg[3]_i_129_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.314 r  uut_vga/color_r_reg[3]_i_57/CO[2]
                         net (fo=5, routed)           0.735    15.048    uut_vga/color_r_reg[3]_i_57_n_1
    SLICE_X54Y148        LUT5 (Prop_lut5_I0_O)        0.310    15.358 r  uut_vga/color_r[3]_i_16/O
                         net (fo=7, routed)           0.490    15.848    uut_vga/A[0]
    SLICE_X54Y148        LUT4 (Prop_lut4_I1_O)        0.124    15.972 r  uut_vga/color_r[3]_i_82/O
                         net (fo=19, routed)          1.300    17.272    uut_vga/uut_tetris/h_cnt_reg[10]_4
    SLICE_X58Y145        LUT6 (Prop_lut6_I2_O)        0.124    17.396 r  uut_vga/uut_tetris/color_r[3]_i_70/O
                         net (fo=1, routed)           0.656    18.052    uut_vga/uut_tetris/color_r[3]_i_70_n_0
    SLICE_X59Y145        LUT6 (Prop_lut6_I0_O)        0.124    18.176 f  uut_vga/uut_tetris/color_r[3]_i_22/O
                         net (fo=1, routed)           0.659    18.835    uut_vga/uut_tetris/color_r[3]_i_22_n_0
    SLICE_X58Y146        LUT6 (Prop_lut6_I2_O)        0.124    18.959 f  uut_vga/uut_tetris/color_r[3]_i_5/O
                         net (fo=2, routed)           0.295    19.254    uut_vga/uut_tetris/color_r[3]_i_5_n_0
    SLICE_X61Y146        LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  uut_vga/uut_tetris/color_r[3]_i_1/O
                         net (fo=1, routed)           0.000    19.378    uut_vga/uut_tetris_n_13
    SLICE_X61Y146        FDRE                                         r  uut_vga/color_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.493    13.339    uut_vga/CLK
    SLICE_X61Y146        FDRE                                         r  uut_vga/color_r_reg[3]/C
                         clock pessimism             -0.501    12.838    
                         clock uncertainty           -0.069    12.769    
    SLICE_X61Y146        FDRE (Setup_fdre_C_D)        0.029    12.798    uut_vga/color_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -19.378    
  -------------------------------------------------------------------
                         slack                                 -6.580    

Slack (VIOLATED) :        -6.575ns  (required time - arrival time)
  Source:                 uut_vga/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/color_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 9.190ns (42.138%)  route 12.619ns (57.862%))
  Logic Levels:           31  (CARRY4=15 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 13.339 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.613    -2.434    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  uut_vga/v_cnt_reg[3]/Q
                         net (fo=6, routed)           0.825    -1.153    uut_vga/v_cnt_reg_n_0_[3]
    SLICE_X49Y136        LUT5 (Prop_lut5_I0_O)        0.124    -1.029 f  uut_vga/color_r[1]_i_6/O
                         net (fo=2, routed)           0.581    -0.448    uut_vga/color_r[1]_i_6_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    -0.324 r  uut_vga/color_r[1]_i_4/O
                         net (fo=1, routed)           0.154    -0.170    uut_vga/color_r[1]_i_4_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I5_O)        0.124    -0.046 r  uut_vga/color_r[1]_i_2/O
                         net (fo=61, routed)          0.877     0.830    uut_vga/color_r[1]_i_2_n_0
    SLICE_X54Y137        LUT2 (Prop_lut2_I0_O)        0.124     0.954 r  uut_vga/color_r[3]_i_288/O
                         net (fo=1, routed)           0.000     0.954    uut_vga/color_r[3]_i_288_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.487 r  uut_vga/color_r_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     1.487    uut_vga/color_r_reg[3]_i_114_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.604 r  uut_vga/color_r_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.604    uut_vga/color_r_reg[3]_i_144_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.858 r  uut_vga/color_r_reg[3]_i_59/CO[0]
                         net (fo=287, routed)         1.089     2.948    uut_vga_n_92
    SLICE_X52Y136        LUT2 (Prop_lut2_I1_O)        0.367     3.315 r  color_r[3]_i_940/O
                         net (fo=1, routed)           0.000     3.315    uut_vga/h_cnt_reg[10]_29[0]
    SLICE_X52Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.847 r  uut_vga/color_r_reg[3]_i_690/CO[3]
                         net (fo=24, routed)          0.953     4.799    uut_vga/color_r_reg[3]_i_690_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.379 r  uut_vga/color_r_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000     5.379    uut_vga/color_r_reg[3]_i_689_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.650 r  uut_vga/color_r_reg[3]_i_691/CO[0]
                         net (fo=45, routed)          0.863     6.513    uut_vga/color_g_reg[2]_28[0]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.373     6.886 r  uut_vga/color_r[3]_i_480/O
                         net (fo=1, routed)           0.000     6.886    uut_vga/color_r[3]_i_480_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.526 r  uut_vga/color_r_reg[3]_i_336/O[3]
                         net (fo=5, routed)           0.487     8.013    uut_vga/color_r_reg[3]_i_336_n_4
    SLICE_X50Y140        LUT3 (Prop_lut3_I1_O)        0.306     8.319 r  uut_vga/color_r[3]_i_1679/O
                         net (fo=1, routed)           0.631     8.950    uut_vga/color_r[3]_i_1679_n_0
    SLICE_X52Y146        LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  uut_vga/color_r[3]_i_1488/O
                         net (fo=1, routed)           0.000     9.074    uut_vga/color_r[3]_i_1488_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  uut_vga/color_r_reg[3]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     9.624    uut_vga/color_r_reg[3]_i_1248_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.958 r  uut_vga/color_r_reg[3]_i_950/O[1]
                         net (fo=9, routed)           0.884    10.841    uut_vga_n_145
    SLICE_X49Y148        LUT3 (Prop_lut3_I0_O)        0.303    11.144 r  color_r[3]_i_944/O
                         net (fo=1, routed)           0.337    11.481    color_r[3]_i_944_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.988 r  color_r_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    11.988    color_r_reg[3]_i_692_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.210 r  color_r_reg[3]_i_493/O[0]
                         net (fo=3, routed)           0.808    13.018    uut_vga/h_cnt_reg[10]_111[0]
    SLICE_X50Y148        LUT3 (Prop_lut3_I0_O)        0.299    13.317 r  uut_vga/color_r[3]_i_687/O
                         net (fo=1, routed)           0.000    13.317    uut_vga/color_r[3]_i_687_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.850 r  uut_vga/color_r_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.850    uut_vga/color_r_reg[3]_i_450_n_0
    SLICE_X50Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  uut_vga/color_r_reg[3]_i_325/CO[3]
                         net (fo=1, routed)           0.001    13.968    uut_vga/color_r_reg[3]_i_325_n_0
    SLICE_X50Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  uut_vga/color_r_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.085    uut_vga/color_r_reg[3]_i_129_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.314 r  uut_vga/color_r_reg[3]_i_57/CO[2]
                         net (fo=5, routed)           0.735    15.048    uut_vga/color_r_reg[3]_i_57_n_1
    SLICE_X54Y148        LUT5 (Prop_lut5_I0_O)        0.310    15.358 r  uut_vga/color_r[3]_i_16/O
                         net (fo=7, routed)           0.490    15.848    uut_vga/A[0]
    SLICE_X54Y148        LUT4 (Prop_lut4_I1_O)        0.124    15.972 r  uut_vga/color_r[3]_i_82/O
                         net (fo=19, routed)          1.300    17.272    uut_vga/uut_tetris/h_cnt_reg[10]_4
    SLICE_X58Y145        LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  uut_vga/uut_tetris/color_r[3]_i_70/O
                         net (fo=1, routed)           0.656    18.052    uut_vga/uut_tetris/color_r[3]_i_70_n_0
    SLICE_X59Y145        LUT6 (Prop_lut6_I0_O)        0.124    18.176 r  uut_vga/uut_tetris/color_r[3]_i_22/O
                         net (fo=1, routed)           0.659    18.835    uut_vga/uut_tetris/color_r[3]_i_22_n_0
    SLICE_X58Y146        LUT6 (Prop_lut6_I2_O)        0.124    18.959 r  uut_vga/uut_tetris/color_r[3]_i_5/O
                         net (fo=2, routed)           0.292    19.251    uut_vga/uut_tetris/color_r[3]_i_5_n_0
    SLICE_X61Y146        LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  uut_vga/uut_tetris/color_g[2]_i_1/O
                         net (fo=1, routed)           0.000    19.375    uut_vga/uut_tetris_n_0
    SLICE_X61Y146        FDRE                                         r  uut_vga/color_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.493    13.339    uut_vga/CLK
    SLICE_X61Y146        FDRE                                         r  uut_vga/color_g_reg[2]/C
                         clock pessimism             -0.501    12.838    
                         clock uncertainty           -0.069    12.769    
    SLICE_X61Y146        FDRE (Setup_fdre_C_D)        0.031    12.800    uut_vga/color_g_reg[2]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -19.375    
  -------------------------------------------------------------------
                         slack                                 -6.575    

Slack (VIOLATED) :        -3.558ns  (required time - arrival time)
  Source:                 uut_vga/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/color_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.790ns  (logic 7.809ns (41.558%)  route 10.981ns (58.442%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 13.339 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.613    -2.434    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  uut_vga/v_cnt_reg[3]/Q
                         net (fo=6, routed)           0.825    -1.153    uut_vga/v_cnt_reg_n_0_[3]
    SLICE_X49Y136        LUT5 (Prop_lut5_I0_O)        0.124    -1.029 f  uut_vga/color_r[1]_i_6/O
                         net (fo=2, routed)           0.581    -0.448    uut_vga/color_r[1]_i_6_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    -0.324 r  uut_vga/color_r[1]_i_4/O
                         net (fo=1, routed)           0.154    -0.170    uut_vga/color_r[1]_i_4_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I5_O)        0.124    -0.046 r  uut_vga/color_r[1]_i_2/O
                         net (fo=61, routed)          0.728     0.681    uut_vga/color_r[1]_i_2_n_0
    SLICE_X54Y136        LUT2 (Prop_lut2_I0_O)        0.124     0.805 r  uut_vga/color_r[3]_i_294/O
                         net (fo=1, routed)           0.000     0.805    uut_vga/color_r[3]_i_294_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.448 r  uut_vga/color_r_reg[3]_i_118/O[3]
                         net (fo=65, routed)          2.166     3.614    uut_vga_n_80
    SLICE_X64Y143        LUT3 (Prop_lut3_I0_O)        0.333     3.947 r  color_r[3]_i_1118/O
                         net (fo=4, routed)           0.714     4.660    color_r[3]_i_1118_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.369 r  color_r_reg[3]_i_1814/CO[3]
                         net (fo=1, routed)           0.000     5.369    color_r_reg[3]_i_1814_n_0
    SLICE_X63Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.483 r  color_r_reg[3]_i_1738/CO[3]
                         net (fo=1, routed)           0.000     5.483    uut_vga/h_cnt_reg[1]_23[0]
    SLICE_X63Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.722 r  uut_vga/color_r_reg[3]_i_1573/O[2]
                         net (fo=2, routed)           0.773     6.495    uut_vga_n_281
    SLICE_X65Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     7.058 r  color_r_reg[3]_i_1570/CO[3]
                         net (fo=1, routed)           0.000     7.058    color_r_reg[3]_i_1570_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  color_r_reg[3]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     7.172    color_r_reg[3]_i_1359_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 r  color_r_reg[3]_i_1092/O[1]
                         net (fo=3, routed)           0.824     8.331    color_r_reg[3]_i_1092_n_6
    SLICE_X69Y143        LUT3 (Prop_lut3_I2_O)        0.303     8.634 r  color_r[3]_i_1099/O
                         net (fo=2, routed)           0.612     9.246    color_r[3]_i_1099_n_0
    SLICE_X70Y142        LUT5 (Prop_lut5_I3_O)        0.124     9.370 r  color_r[3]_i_837/O
                         net (fo=2, routed)           0.436     9.806    color_r[3]_i_837_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.930 r  color_r[3]_i_841/O
                         net (fo=1, routed)           0.000     9.930    color_r[3]_i_841_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.462 r  color_r_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    10.462    color_r_reg[3]_i_588_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.775 r  color_r_reg[3]_i_403/O[3]
                         net (fo=5, routed)           0.526    11.301    color_r_reg[3]_i_403_n_4
    SLICE_X70Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    11.859 r  color_r_reg[3]_i_291/O[0]
                         net (fo=1, routed)           0.568    12.426    color_r_reg[3]_i_291_n_7
    SLICE_X69Y144        LUT2 (Prop_lut2_I1_O)        0.295    12.721 r  color_r[3]_i_121/O
                         net (fo=1, routed)           0.000    12.721    color_r[3]_i_121_n_0
    SLICE_X69Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.271 r  color_r_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.271    color_r_reg[3]_i_52_n_0
    SLICE_X69Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.605 r  color_r_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.678    14.283    uut_vga/h_cnt_reg[1]_19[1]
    SLICE_X67Y145        LUT6 (Prop_lut6_I1_O)        0.303    14.586 f  uut_vga/color_r[3]_i_53/O
                         net (fo=1, routed)           0.784    15.370    uut_vga/color_r[3]_i_53_n_0
    SLICE_X59Y144        LUT5 (Prop_lut5_I4_O)        0.124    15.494 r  uut_vga/color_r[3]_i_13/O
                         net (fo=1, routed)           0.306    15.800    uut_vga/color_r[3]_i_13_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I5_O)        0.124    15.924 f  uut_vga/color_r[3]_i_3/O
                         net (fo=3, routed)           0.308    16.232    uut_vga/color_r[3]_i_3_n_0
    SLICE_X59Y145        LUT3 (Prop_lut3_I1_O)        0.124    16.356 r  uut_vga/color_g[0]_i_1/O
                         net (fo=1, routed)           0.000    16.356    uut_vga/color_g[0]_i_1_n_0
    SLICE_X59Y145        FDRE                                         r  uut_vga/color_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.493    13.339    uut_vga/CLK
    SLICE_X59Y145        FDRE                                         r  uut_vga/color_g_reg[0]/C
                         clock pessimism             -0.501    12.838    
                         clock uncertainty           -0.069    12.769    
    SLICE_X59Y145        FDRE (Setup_fdre_C_D)        0.029    12.798    uut_vga/color_g_reg[0]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                 -3.558    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 uut_vga/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/color_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.200ns (14.807%)  route 6.904ns (85.193%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 13.342 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.613    -2.434    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  uut_vga/v_cnt_reg[3]/Q
                         net (fo=6, routed)           0.825    -1.153    uut_vga/v_cnt_reg_n_0_[3]
    SLICE_X49Y136        LUT5 (Prop_lut5_I0_O)        0.124    -1.029 f  uut_vga/color_r[1]_i_6/O
                         net (fo=2, routed)           0.581    -0.448    uut_vga/color_r[1]_i_6_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    -0.324 r  uut_vga/color_r[1]_i_4/O
                         net (fo=1, routed)           0.154    -0.170    uut_vga/color_r[1]_i_4_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I5_O)        0.124    -0.046 r  uut_vga/color_r[1]_i_2/O
                         net (fo=61, routed)          2.848     2.802    uut_vga/color_r[1]_i_2_n_0
    SLICE_X66Y138        LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  uut_vga/color_g[3]_i_12/O
                         net (fo=1, routed)           0.980     3.905    uut_vga/color_g[3]_i_12_n_0
    SLICE_X62Y136        LUT6 (Prop_lut6_I5_O)        0.124     4.029 f  uut_vga/color_g[3]_i_3/O
                         net (fo=2, routed)           0.824     4.853    uut_vga/color_g[3]_i_3_n_0
    SLICE_X66Y137        LUT4 (Prop_lut4_I3_O)        0.124     4.977 r  uut_vga/color_g[3]_i_1/O
                         net (fo=4, routed)           0.693     5.670    uut_vga/color_g[3]_i_1_n_0
    SLICE_X70Y143        FDRE                                         r  uut_vga/color_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    13.342    uut_vga/CLK
    SLICE_X70Y143        FDRE                                         r  uut_vga/color_g_reg[3]/C
                         clock pessimism             -0.501    12.841    
                         clock uncertainty           -0.069    12.772    
    SLICE_X70Y143        FDRE (Setup_fdre_C_D)       -0.031    12.741    uut_vga/color_g_reg[3]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 uut_vga/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.014ns (12.783%)  route 6.918ns (87.217%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 13.338 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.432    uut_vga/CLK
    SLICE_X50Y142        FDCE                                         r  uut_vga/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_fdce_C_Q)         0.518    -1.914 f  uut_vga/h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.809    -0.105    uut_vga/h_cnt_reg_n_0_[7]
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.019 f  uut_vga/h_cnt[11]_i_10/O
                         net (fo=1, routed)           0.591     0.611    uut_vga/h_cnt[11]_i_10_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.124     0.735 f  uut_vga/h_cnt[11]_i_8/O
                         net (fo=1, routed)           1.273     2.008    uut_vga/h_cnt[11]_i_8_n_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.124     2.132 r  uut_vga/h_cnt[11]_i_4/O
                         net (fo=12, routed)          1.751     3.883    uut_vga/h_cnt[11]_i_4_n_0
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.124     4.007 r  uut_vga/v_cnt[11]_i_1/O
                         net (fo=12, routed)          1.494     5.500    uut_vga/v_cnt[11]_i_1_n_0
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.492    13.338    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
                         clock pessimism             -0.429    12.909    
                         clock uncertainty           -0.069    12.839    
    SLICE_X47Y136        FDCE (Setup_fdce_C_CE)      -0.205    12.634    uut_vga/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 uut_vga/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.014ns (12.845%)  route 6.880ns (87.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 13.338 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.432    uut_vga/CLK
    SLICE_X50Y142        FDCE                                         r  uut_vga/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_fdce_C_Q)         0.518    -1.914 f  uut_vga/h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.809    -0.105    uut_vga/h_cnt_reg_n_0_[7]
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.019 f  uut_vga/h_cnt[11]_i_10/O
                         net (fo=1, routed)           0.591     0.611    uut_vga/h_cnt[11]_i_10_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.124     0.735 f  uut_vga/h_cnt[11]_i_8/O
                         net (fo=1, routed)           1.273     2.008    uut_vga/h_cnt[11]_i_8_n_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.124     2.132 r  uut_vga/h_cnt[11]_i_4/O
                         net (fo=12, routed)          1.751     3.883    uut_vga/h_cnt[11]_i_4_n_0
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.124     4.007 r  uut_vga/v_cnt[11]_i_1/O
                         net (fo=12, routed)          1.455     5.462    uut_vga/v_cnt[11]_i_1_n_0
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.492    13.338    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[0]/C
                         clock pessimism             -0.429    12.909    
                         clock uncertainty           -0.069    12.839    
    SLICE_X47Y135        FDCE (Setup_fdce_C_CE)      -0.205    12.634    uut_vga/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 uut_vga/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.014ns (12.845%)  route 6.880ns (87.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 13.338 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.432    uut_vga/CLK
    SLICE_X50Y142        FDCE                                         r  uut_vga/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_fdce_C_Q)         0.518    -1.914 f  uut_vga/h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.809    -0.105    uut_vga/h_cnt_reg_n_0_[7]
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.019 f  uut_vga/h_cnt[11]_i_10/O
                         net (fo=1, routed)           0.591     0.611    uut_vga/h_cnt[11]_i_10_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.124     0.735 f  uut_vga/h_cnt[11]_i_8/O
                         net (fo=1, routed)           1.273     2.008    uut_vga/h_cnt[11]_i_8_n_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.124     2.132 r  uut_vga/h_cnt[11]_i_4/O
                         net (fo=12, routed)          1.751     3.883    uut_vga/h_cnt[11]_i_4_n_0
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.124     4.007 r  uut_vga/v_cnt[11]_i_1/O
                         net (fo=12, routed)          1.455     5.462    uut_vga/v_cnt[11]_i_1_n_0
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.492    13.338    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[10]/C
                         clock pessimism             -0.429    12.909    
                         clock uncertainty           -0.069    12.839    
    SLICE_X47Y135        FDCE (Setup_fdce_C_CE)      -0.205    12.634    uut_vga/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 uut_vga/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.014ns (12.845%)  route 6.880ns (87.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 13.338 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.432    uut_vga/CLK
    SLICE_X50Y142        FDCE                                         r  uut_vga/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_fdce_C_Q)         0.518    -1.914 f  uut_vga/h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.809    -0.105    uut_vga/h_cnt_reg_n_0_[7]
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.019 f  uut_vga/h_cnt[11]_i_10/O
                         net (fo=1, routed)           0.591     0.611    uut_vga/h_cnt[11]_i_10_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.124     0.735 f  uut_vga/h_cnt[11]_i_8/O
                         net (fo=1, routed)           1.273     2.008    uut_vga/h_cnt[11]_i_8_n_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.124     2.132 r  uut_vga/h_cnt[11]_i_4/O
                         net (fo=12, routed)          1.751     3.883    uut_vga/h_cnt[11]_i_4_n_0
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.124     4.007 r  uut_vga/v_cnt[11]_i_1/O
                         net (fo=12, routed)          1.455     5.462    uut_vga/v_cnt[11]_i_1_n_0
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.492    13.338    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[4]/C
                         clock pessimism             -0.429    12.909    
                         clock uncertainty           -0.069    12.839    
    SLICE_X47Y135        FDCE (Setup_fdce_C_CE)      -0.205    12.634    uut_vga/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 uut_vga/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.014ns (12.845%)  route 6.880ns (87.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 13.338 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.432    uut_vga/CLK
    SLICE_X50Y142        FDCE                                         r  uut_vga/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_fdce_C_Q)         0.518    -1.914 f  uut_vga/h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.809    -0.105    uut_vga/h_cnt_reg_n_0_[7]
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.019 f  uut_vga/h_cnt[11]_i_10/O
                         net (fo=1, routed)           0.591     0.611    uut_vga/h_cnt[11]_i_10_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.124     0.735 f  uut_vga/h_cnt[11]_i_8/O
                         net (fo=1, routed)           1.273     2.008    uut_vga/h_cnt[11]_i_8_n_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.124     2.132 r  uut_vga/h_cnt[11]_i_4/O
                         net (fo=12, routed)          1.751     3.883    uut_vga/h_cnt[11]_i_4_n_0
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.124     4.007 r  uut_vga/v_cnt[11]_i_1/O
                         net (fo=12, routed)          1.455     5.462    uut_vga/v_cnt[11]_i_1_n_0
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.492    13.338    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[7]/C
                         clock pessimism             -0.429    12.909    
                         clock uncertainty           -0.069    12.839    
    SLICE_X47Y135        FDCE (Setup_fdce_C_CE)      -0.205    12.634    uut_vga/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 uut_vga/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/color_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 1.316ns (16.535%)  route 6.643ns (83.465%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 13.339 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.613    -2.434    uut_vga/CLK
    SLICE_X47Y136        FDCE                                         r  uut_vga/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  uut_vga/v_cnt_reg[3]/Q
                         net (fo=6, routed)           0.825    -1.153    uut_vga/v_cnt_reg_n_0_[3]
    SLICE_X49Y136        LUT5 (Prop_lut5_I0_O)        0.124    -1.029 f  uut_vga/color_r[1]_i_6/O
                         net (fo=2, routed)           0.581    -0.448    uut_vga/color_r[1]_i_6_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    -0.324 r  uut_vga/color_r[1]_i_4/O
                         net (fo=1, routed)           0.154    -0.170    uut_vga/color_r[1]_i_4_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I5_O)        0.124    -0.046 r  uut_vga/color_r[1]_i_2/O
                         net (fo=61, routed)          2.848     2.802    uut_vga/color_r[1]_i_2_n_0
    SLICE_X66Y138        LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  uut_vga/color_g[3]_i_12/O
                         net (fo=1, routed)           0.980     3.905    uut_vga/color_g[3]_i_12_n_0
    SLICE_X62Y136        LUT6 (Prop_lut6_I5_O)        0.124     4.029 f  uut_vga/color_g[3]_i_3/O
                         net (fo=2, routed)           0.824     4.853    uut_vga/color_g[3]_i_3_n_0
    SLICE_X66Y137        LUT4 (Prop_lut4_I3_O)        0.124     4.977 r  uut_vga/color_g[3]_i_1/O
                         net (fo=4, routed)           0.432     5.409    uut_vga/color_g[3]_i_1_n_0
    SLICE_X66Y138        LUT3 (Prop_lut3_I1_O)        0.116     5.525 r  uut_vga/color_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.525    uut_vga/color_r[1]_i_1_n_0
    SLICE_X66Y138        FDRE                                         r  uut_vga/color_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.977    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    10.121 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.755    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.846 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          1.493    13.339    uut_vga/CLK
    SLICE_X66Y138        FDRE                                         r  uut_vga/color_r_reg[1]/C
                         clock pessimism             -0.501    12.838    
                         clock uncertainty           -0.069    12.769    
    SLICE_X66Y138        FDRE (Setup_fdre_C_D)        0.092    12.861    uut_vga/color_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  7.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uut_vga/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.516%)  route 0.404ns (68.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.556    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  uut_vga/v_cnt_reg[0]/Q
                         net (fo=28, routed)          0.404    -0.011    uut_vga/v_cnt_reg_n_0_[0]
    SLICE_X52Y132        LUT6 (Prop_lut6_I0_O)        0.045     0.034 r  uut_vga/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.034    uut_vga/v_cnt[6]_i_1_n_0
    SLICE_X52Y132        FDCE                                         r  uut_vga/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.819    -0.332    uut_vga/CLK
    SLICE_X52Y132        FDCE                                         r  uut_vga/v_cnt_reg[6]/C
                         clock pessimism              0.035    -0.297    
    SLICE_X52Y132        FDCE (Hold_fdce_C_D)         0.091    -0.206    uut_vga/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uut_vga/clk1s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/clk1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.565    -0.547    uut_vga/CLK
    SLICE_X51Y96         FDRE                                         r  uut_vga/clk1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uut_vga/clk1s_reg/Q
                         net (fo=2, routed)           0.168    -0.238    uut_vga/clk1s_reg_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.193 r  uut_vga/clk1s_i_1/O
                         net (fo=1, routed)           0.000    -0.193    uut_vga/clk1s_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  uut_vga/clk1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.317    uut_vga/CLK
    SLICE_X51Y96         FDRE                                         r  uut_vga/clk1s_reg/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.456    uut_vga/clk1s_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uut_vga/f_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/f_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.547    -0.565    uut_vga/CLK
    SLICE_X51Y126        FDRE                                         r  uut_vga/f_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  uut_vga/f_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.256    uut_vga/f_cnt_reg_n_0_[0]
    SLICE_X51Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  uut_vga/f_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    uut_vga/f_cnt[0]_i_1_n_0
    SLICE_X51Y126        FDRE                                         r  uut_vga/f_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.814    -0.338    uut_vga/CLK
    SLICE_X51Y126        FDRE                                         r  uut_vga/f_cnt_reg[0]/C
                         clock pessimism             -0.227    -0.565    
    SLICE_X51Y126        FDRE (Hold_fdre_C_D)         0.091    -0.474    uut_vga/f_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uut_vga/f_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/f_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.547    -0.565    uut_vga/CLK
    SLICE_X50Y126        FDRE                                         r  uut_vga/f_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uut_vga/f_cnt_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.275    uut_vga/f_cnt_reg_n_0_[3]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  uut_vga/f_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    uut_vga/f_cnt_reg[4]_i_1_n_5
    SLICE_X50Y126        FDRE                                         r  uut_vga/f_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.814    -0.338    uut_vga/CLK
    SLICE_X50Y126        FDRE                                         r  uut_vga/f_cnt_reg[3]/C
                         clock pessimism             -0.227    -0.565    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.134    -0.431    uut_vga/f_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uut_vga/f_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/f_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.549    -0.563    uut_vga/CLK
    SLICE_X50Y127        FDRE                                         r  uut_vga/f_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uut_vga/f_cnt_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.273    uut_vga/f_cnt_reg_n_0_[7]
    SLICE_X50Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  uut_vga/f_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    uut_vga/f_cnt_reg[8]_i_1_n_5
    SLICE_X50Y127        FDRE                                         r  uut_vga/f_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.816    -0.336    uut_vga/CLK
    SLICE_X50Y127        FDRE                                         r  uut_vga/f_cnt_reg[7]/C
                         clock pessimism             -0.227    -0.563    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.134    -0.429    uut_vga/f_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uut_vga/f_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/f_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.549    -0.563    uut_vga/CLK
    SLICE_X50Y128        FDRE                                         r  uut_vga/f_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uut_vga/f_cnt_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.273    uut_vga/f_cnt_reg_n_0_[11]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  uut_vga/f_cnt_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.163    uut_vga/f_cnt_reg[11]_i_3_n_5
    SLICE_X50Y128        FDRE                                         r  uut_vga/f_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.817    -0.335    uut_vga/CLK
    SLICE_X50Y128        FDRE                                         r  uut_vga/f_cnt_reg[11]/C
                         clock pessimism             -0.228    -0.563    
    SLICE_X50Y128        FDRE (Hold_fdre_C_D)         0.134    -0.429    uut_vga/f_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uut_vga/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.556    uut_vga/CLK
    SLICE_X49Y136        FDCE                                         r  uut_vga/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  uut_vga/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.235    uut_vga/h_cnt_reg_n_0_[0]
    SLICE_X49Y136        LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  uut_vga/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    uut_vga/h_cnt[0]
    SLICE_X49Y136        FDCE                                         r  uut_vga/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.826    -0.326    uut_vga/CLK
    SLICE_X49Y136        FDCE                                         r  uut_vga/h_cnt_reg[0]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X49Y136        FDCE (Hold_fdce_C_D)         0.091    -0.465    uut_vga/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 uut_vga/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.231ns (35.058%)  route 0.428ns (64.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.556    uut_vga/CLK
    SLICE_X47Y135        FDCE                                         r  uut_vga/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  uut_vga/v_cnt_reg[4]/Q
                         net (fo=6, routed)           0.277    -0.138    uut_vga/v_cnt_reg_n_0_[4]
    SLICE_X57Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.093 r  uut_vga/v_cnt[11]_i_3/O
                         net (fo=13, routed)          0.150     0.058    uut_vga/v_cnt[11]_i_3_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I4_O)        0.045     0.103 r  uut_vga/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.103    uut_vga/v_cnt[2]_i_1_n_0
    SLICE_X54Y134        FDCE                                         r  uut_vga/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.822    -0.330    uut_vga/CLK
    SLICE_X54Y134        FDCE                                         r  uut_vga/v_cnt_reg[2]/C
                         clock pessimism              0.035    -0.295    
    SLICE_X54Y134        FDCE (Hold_fdce_C_D)         0.121    -0.174    uut_vga/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 uut_vga/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.599%)  route 0.188ns (47.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.555    -0.557    uut_vga/CLK
    SLICE_X50Y134        FDCE                                         r  uut_vga/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.393 f  uut_vga/v_cnt_reg[5]/Q
                         net (fo=17, routed)          0.188    -0.205    uut_vga/v_cnt_reg_n_0_[5]
    SLICE_X50Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  uut_vga/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    uut_vga/v_cnt[1]_i_1_n_0
    SLICE_X50Y134        FDCE                                         r  uut_vga/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.823    -0.329    uut_vga/CLK
    SLICE_X50Y134        FDCE                                         r  uut_vga/v_cnt_reg[1]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X50Y134        FDCE (Hold_fdce_C_D)         0.120    -0.437    uut_vga/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 uut_vga/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uut_vga/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.350%)  route 0.223ns (51.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.555    -0.557    uut_vga/CLK
    SLICE_X50Y134        FDCE                                         r  uut_vga/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  uut_vga/v_cnt_reg[1]/Q
                         net (fo=18, routed)          0.223    -0.170    uut_vga/v_cnt_reg_n_0_[1]
    SLICE_X50Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.125 r  uut_vga/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    uut_vga/v_cnt[8]_i_1_n_0
    SLICE_X50Y133        FDCE                                         r  uut_vga/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout1_buf/O
                         net (fo=42, routed)          0.822    -0.330    uut_vga/CLK
    SLICE_X50Y133        FDCE                                         r  uut_vga/v_cnt_reg[8]/C
                         clock pessimism             -0.214    -0.544    
    SLICE_X50Y133        FDCE (Hold_fdce_C_D)         0.120    -0.424    uut_vga/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { uut/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17  uut/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X51Y96    uut_vga/clk1s_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X59Y145   uut_vga/color_g_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X61Y146   uut_vga/color_g_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X70Y143   uut_vga/color_g_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X51Y126   uut_vga/f_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X50Y128   uut_vga/f_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X50Y128   uut_vga/f_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X50Y126   uut_vga/f_cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X70Y143   uut_vga/color_g_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y96    uut_vga/clk1s_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y96    uut_vga/clk1s_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X59Y145   uut_vga/color_g_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X59Y145   uut_vga/color_g_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X61Y146   uut_vga/color_g_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X61Y146   uut_vga/color_g_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X70Y143   uut_vga/color_g_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y126   uut_vga/f_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y126   uut_vga/f_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y96    uut_vga/clk1s_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y96    uut_vga/clk1s_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X59Y145   uut_vga/color_g_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X59Y145   uut_vga/color_g_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X61Y146   uut_vga/color_g_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X61Y146   uut_vga/color_g_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X70Y143   uut_vga/color_g_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X70Y143   uut_vga/color_g_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y126   uut_vga/f_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X51Y126   uut_vga/f_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.067ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.694ns (44.882%)  route 2.080ns (55.118%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 79.506 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.127     1.354    uut_divider/clear
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.506    79.506    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[0]/C
                         clock pessimism             -0.389    79.118    
                         clock uncertainty           -0.093    79.025    
    SLICE_X47Y83         FDRE (Setup_fdre_C_R)       -0.604    78.421    uut_divider/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 77.067    

Slack (MET) :             77.067ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.694ns (44.882%)  route 2.080ns (55.118%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 79.506 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.127     1.354    uut_divider/clear
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.506    79.506    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[1]/C
                         clock pessimism             -0.389    79.118    
                         clock uncertainty           -0.093    79.025    
    SLICE_X47Y83         FDRE (Setup_fdre_C_R)       -0.604    78.421    uut_divider/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 77.067    

Slack (MET) :             77.067ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.694ns (44.882%)  route 2.080ns (55.118%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 79.506 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.127     1.354    uut_divider/clear
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.506    79.506    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
                         clock pessimism             -0.389    79.118    
                         clock uncertainty           -0.093    79.025    
    SLICE_X47Y83         FDRE (Setup_fdre_C_R)       -0.604    78.421    uut_divider/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 77.067    

Slack (MET) :             77.067ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.694ns (44.882%)  route 2.080ns (55.118%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 79.506 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.127     1.354    uut_divider/clear
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.506    79.506    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[3]/C
                         clock pessimism             -0.389    79.118    
                         clock uncertainty           -0.093    79.025    
    SLICE_X47Y83         FDRE (Setup_fdre_C_R)       -0.604    78.421    uut_divider/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 77.067    

Slack (MET) :             77.136ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.694ns (46.004%)  route 1.988ns (53.996%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 79.507 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.034     1.262    uut_divider/clear
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.507    79.507    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[4]/C
                         clock pessimism             -0.413    79.095    
                         clock uncertainty           -0.093    79.002    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.604    78.398    uut_divider/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         78.398    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                 77.136    

Slack (MET) :             77.136ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.694ns (46.004%)  route 1.988ns (53.996%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 79.507 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.034     1.262    uut_divider/clear
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.507    79.507    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[5]/C
                         clock pessimism             -0.413    79.095    
                         clock uncertainty           -0.093    79.002    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.604    78.398    uut_divider/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         78.398    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                 77.136    

Slack (MET) :             77.136ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.694ns (46.004%)  route 1.988ns (53.996%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 79.507 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.034     1.262    uut_divider/clear
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.507    79.507    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[6]/C
                         clock pessimism             -0.413    79.095    
                         clock uncertainty           -0.093    79.002    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.604    78.398    uut_divider/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         78.398    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                 77.136    

Slack (MET) :             77.136ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.694ns (46.004%)  route 1.988ns (53.996%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 79.507 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          1.034     1.262    uut_divider/clear
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.507    79.507    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[7]/C
                         clock pessimism             -0.413    79.095    
                         clock uncertainty           -0.093    79.002    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.604    78.398    uut_divider/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         78.398    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                 77.136    

Slack (MET) :             77.186ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.694ns (46.624%)  route 1.939ns (53.376%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 79.508 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          0.985     1.213    uut_divider/clear
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.508    79.508    uut_divider/clk_out2
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[10]/C
                         clock pessimism             -0.413    79.096    
                         clock uncertainty           -0.093    79.003    
    SLICE_X47Y85         FDRE (Setup_fdre_C_R)       -0.604    78.399    uut_divider/cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         78.399    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 77.186    

Slack (MET) :             77.186ns  (required time - arrival time)
  Source:                 uut_divider/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_out2_clk_wiz_0 rise@81.538ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.694ns (46.624%)  route 1.939ns (53.376%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 79.508 - 81.538 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.626    -2.421    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  uut_divider/cnt1_reg[2]/Q
                         net (fo=2, routed)           0.954    -1.011    uut_divider/cnt1_reg[2]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.887 r  uut_divider/cnt11_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.887    uut_divider/cnt11_carry_i_4_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.337 r  uut_divider/cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.337    uut_divider/cnt11_carry_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.223 r  uut_divider/cnt11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.223    uut_divider/cnt11_carry__0_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.109 r  uut_divider/cnt11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.109    uut_divider/cnt11_carry__1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.005 r  uut_divider/cnt11_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.005    uut_divider/cnt11
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.227 r  uut_divider/cnt11_carry__3/O[0]
                         net (fo=33, routed)          0.985     1.213    uut_divider/clear
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     81.538    81.538 r  
    E3                                                0.000    81.538 r  clk_100 (IN)
                         net (fo=0)                   0.000    81.538    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    82.950 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.131    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    76.275 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    77.909    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.000 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          1.508    79.508    uut_divider/clk_out2
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[11]/C
                         clock pessimism             -0.413    79.096    
                         clock uncertainty           -0.093    79.003    
    SLICE_X47Y85         FDRE (Setup_fdre_C_R)       -0.604    78.399    uut_divider/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         78.399    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 77.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.562    -0.550    uut_divider/clk_out2
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uut_divider/cnt1_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.291    uut_divider/cnt1_reg[15]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  uut_divider/cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    uut_divider/cnt1_reg[12]_i_1_n_4
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.832    -0.320    uut_divider/clk_out2
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[15]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.445    uut_divider/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.563    -0.549    uut_divider/clk_out2
    SLICE_X47Y87         FDRE                                         r  uut_divider/cnt1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uut_divider/cnt1_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.288    uut_divider/cnt1_reg[19]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  uut_divider/cnt1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    uut_divider/cnt1_reg[16]_i_1_n_4
    SLICE_X47Y87         FDRE                                         r  uut_divider/cnt1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.833    -0.319    uut_divider/clk_out2
    SLICE_X47Y87         FDRE                                         r  uut_divider/cnt1_reg[19]/C
                         clock pessimism             -0.230    -0.549    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.444    uut_divider/cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.562    -0.550    uut_divider/clk_out2
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uut_divider/cnt1_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.289    uut_divider/cnt1_reg[11]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  uut_divider/cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    uut_divider/cnt1_reg[8]_i_1_n_4
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.832    -0.320    uut_divider/clk_out2
    SLICE_X47Y85         FDRE                                         r  uut_divider/cnt1_reg[11]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.105    -0.445    uut_divider/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.565    -0.547    uut_divider/clk_out2
    SLICE_X47Y90         FDRE                                         r  uut_divider/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uut_divider/cnt1_reg[31]/Q
                         net (fo=3, routed)           0.120    -0.286    uut_divider/cnt1_reg[31]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.178 r  uut_divider/cnt1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    uut_divider/cnt1_reg[28]_i_1_n_4
    SLICE_X47Y90         FDRE                                         r  uut_divider/cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.836    -0.316    uut_divider/clk_out2
    SLICE_X47Y90         FDRE                                         r  uut_divider/cnt1_reg[31]/C
                         clock pessimism             -0.231    -0.547    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.442    uut_divider/cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.562    -0.550    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uut_divider/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.289    uut_divider/cnt1_reg[7]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  uut_divider/cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    uut_divider/cnt1_reg[4]_i_1_n_4
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.831    -0.321    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[7]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.105    -0.445    uut_divider/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.564    -0.548    uut_divider/clk_out2
    SLICE_X47Y88         FDRE                                         r  uut_divider/cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  uut_divider/cnt1_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.287    uut_divider/cnt1_reg[23]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.179 r  uut_divider/cnt1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    uut_divider/cnt1_reg[20]_i_1_n_4
    SLICE_X47Y88         FDRE                                         r  uut_divider/cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.835    -0.317    uut_divider/clk_out2
    SLICE_X47Y88         FDRE                                         r  uut_divider/cnt1_reg[23]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.443    uut_divider/cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.564    -0.548    uut_divider/clk_out2
    SLICE_X47Y89         FDRE                                         r  uut_divider/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  uut_divider/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.287    uut_divider/cnt1_reg[27]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.179 r  uut_divider/cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    uut_divider/cnt1_reg[24]_i_1_n_4
    SLICE_X47Y89         FDRE                                         r  uut_divider/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.835    -0.317    uut_divider/clk_out2
    SLICE_X47Y89         FDRE                                         r  uut_divider/cnt1_reg[27]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.443    uut_divider/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.561    -0.551    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  uut_divider/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.290    uut_divider/cnt1_reg[3]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  uut_divider/cnt1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    uut_divider/cnt1_reg[0]_i_1_n_4
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.830    -0.322    uut_divider/clk_out2
    SLICE_X47Y83         FDRE                                         r  uut_divider/cnt1_reg[3]/C
                         clock pessimism             -0.229    -0.551    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.105    -0.446    uut_divider/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.562    -0.550    uut_divider/clk_out2
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uut_divider/cnt1_reg[12]/Q
                         net (fo=2, routed)           0.115    -0.294    uut_divider/cnt1_reg[12]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.179 r  uut_divider/cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.179    uut_divider/cnt1_reg[12]_i_1_n_7
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.832    -0.320    uut_divider/clk_out2
    SLICE_X47Y86         FDRE                                         r  uut_divider/cnt1_reg[12]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.445    uut_divider/cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uut_divider/cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            uut_divider/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.562    -0.550    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uut_divider/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.294    uut_divider/cnt1_reg[4]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.179 r  uut_divider/cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.179    uut_divider/cnt1_reg[4]_i_1_n_7
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    uut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    uut/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  uut/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    uut/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  uut/inst/clkout2_buf/O
                         net (fo=66, routed)          0.831    -0.321    uut_divider/clk_out2
    SLICE_X47Y84         FDRE                                         r  uut_divider/cnt1_reg[4]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.105    -0.445    uut_divider/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { uut/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.538      79.383     BUFGCTRL_X0Y16  uut/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.538      80.289     PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X29Y114   uut_divider/clk1000hz_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X48Y92    uut_divider/clk2Mhz_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y83    uut_divider/cnt1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y85    uut_divider/cnt1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y85    uut_divider/cnt1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y86    uut_divider/cnt1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y86    uut_divider/cnt1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.538      80.538     SLICE_X47Y86    uut_divider/cnt1_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.538      78.462     PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y87    uut_divider/cnt1_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y87    uut_divider/cnt1_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y87    uut_divider/cnt1_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y87    uut_divider/cnt1_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X29Y114   uut_divider/clk1000hz_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X29Y114   uut_divider/clk1000hz_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y83    uut_divider/cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y83    uut_divider/cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y85    uut_divider/cnt1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y85    uut_divider/cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X29Y114   uut_divider/clk1000hz_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X29Y114   uut_divider/clk1000hz_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X48Y92    uut_divider/clk2Mhz_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X48Y92    uut_divider/clk2Mhz_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y85    uut_divider/cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y85    uut_divider/cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y86    uut_divider/cnt1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y86    uut_divider/cnt1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y86    uut_divider/cnt1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.769      40.269     SLICE_X47Y86    uut_divider/cnt1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uut/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  uut/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  uut/inst/plle2_adv_inst/CLKFBOUT



