set ::env(PROJECT_NAME) io_reg
set ::env(DESIGN_TOP) io_reg
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/io_reg/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/io_reg/rtl/io_reg.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
