{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421961452097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421961452097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 13:17:31 2015 " "Processing started: Thu Jan 22 13:17:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421961452097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421961452097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421961452097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1421961456579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457907 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961457907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457977 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter-rtl " "Found design unit 1: nios_system_width_adapter-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457983 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter " "Found entity 1: nios_system_width_adapter" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961457983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_002-rtl " "Found design unit 1: nios_system_width_adapter_002-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457990 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_002 " "Found entity 1: nios_system_width_adapter_002" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961457990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_005.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_005.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_005-rtl " "Found design unit 1: nios_system_width_adapter_005-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457996 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_005 " "Found entity 1: nios_system_width_adapter_005" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961457996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961457996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_007.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_007.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_007-rtl " "Found design unit 1: nios_system_width_adapter_007-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458001 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_007 " "Found entity 1: nios_system_width_adapter_007" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_burst_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_burst_adapter-rtl " "Found design unit 1: nios_system_burst_adapter-rtl" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458007 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_burst_adapter " "Found entity 1: nios_system_burst_adapter" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_burst_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_burst_adapter_001-rtl " "Found design unit 1: nios_system_burst_adapter_001-rtl" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458015 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_burst_adapter_001 " "Found entity 1: nios_system_burst_adapter_001" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458024 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458034 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458045 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458055 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458066 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458074 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458082 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458089 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458096 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458103 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_system_nios2_qsys_0_instruction_master_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458110 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_data_master_translator " "Found entity 1: nios_system_nios2_qsys_0_data_master_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458118 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Found entity 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_drawer_0_avalon_master_translator-rtl " "Found design unit 1: nios_system_pixel_drawer_0_avalon_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458124 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_drawer_0_avalon_master_translator " "Found entity 1: nios_system_pixel_drawer_0_avalon_master_translator" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458132 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_system_onchip_memory2_0_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458144 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0_s1_translator " "Found entity 1: nios_system_onchip_memory2_0_s1_translator" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator-rtl " "Found design unit 1: nios_system_sdram_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458156 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator " "Found entity 1: nios_system_sdram_s1_translator" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_drawer_0_avalon_slave_0_translator-rtl " "Found design unit 1: nios_system_pixel_drawer_0_avalon_slave_0_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458169 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_drawer_0_avalon_slave_0_translator " "Found entity 1: nios_system_pixel_drawer_0_avalon_slave_0_translator" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_switches_s1_translator-rtl " "Found design unit 1: nios_system_switches_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458180 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches_s1_translator " "Found entity 1: nios_system_switches_s1_translator" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_leds_s1_translator-rtl " "Found design unit 1: nios_system_leds_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458191 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_leds_s1_translator " "Found entity 1: nios_system_leds_s1_translator" {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458202 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458213 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_avalon_sram_slave_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_avalon_sram_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458224 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_avalon_sram_slave_translator " "Found entity 1: nios_system_pixel_buffer_avalon_sram_slave_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_control_slave_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458235 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_control_slave_translator " "Found entity 1: nios_system_pixel_buffer_dma_avalon_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_char_drawer_avalon_char_control_slave_translator-rtl " "Found design unit 1: nios_system_char_drawer_avalon_char_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458246 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer_avalon_char_control_slave_translator " "Found entity 1: nios_system_char_drawer_avalon_char_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_char_drawer_avalon_char_buffer_slave_translator-rtl " "Found design unit 1: nios_system_char_drawer_avalon_char_buffer_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458259 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer_avalon_char_buffer_slave_translator " "Found entity 1: nios_system_char_drawer_avalon_char_buffer_slave_translator" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_timer_0_s1_translator-rtl " "Found design unit 1: nios_system_timer_0_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458271 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0_s1_translator " "Found entity 1: nios_system_timer_0_s1_translator" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458282 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Found entity 1: nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458294 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Found entity 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458356 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_011 " "Found entity 1: nios_system_rsp_xbar_demux_011" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_007 " "Found entity 1: nios_system_rsp_xbar_demux_007" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_004 " "Found entity 1: nios_system_rsp_xbar_demux_004" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_002 " "Found entity 1: nios_system_rsp_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_011 " "Found entity 1: nios_system_cmd_xbar_mux_011" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_002 " "Found entity 1: nios_system_cmd_xbar_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_002 " "Found entity 1: nios_system_cmd_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_011.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_011.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_011_default_decode " "Found entity 1: nios_system_id_router_011_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458548 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_011 " "Found entity 2: nios_system_id_router_011" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_007_default_decode " "Found entity 1: nios_system_id_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458559 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_007 " "Found entity 2: nios_system_id_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_004_default_decode " "Found entity 1: nios_system_id_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458570 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_004 " "Found entity 2: nios_system_id_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_002_default_decode " "Found entity 1: nios_system_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458582 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_002 " "Found entity 2: nios_system_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458590 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_002_default_decode " "Found entity 1: nios_system_addr_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458598 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_002 " "Found entity 2: nios_system_addr_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458606 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421961458612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458614 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458659 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0 " "Found entity 1: nios_system_timer_0" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_alpha_blender " "Found entity 1: nios_system_alpha_blender" {  } { { "nios_system/synthesis/submodules/nios_system_alpha_blender.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_alpha_blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_char_drawer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_char_drawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer " "Found entity 1: nios_system_char_drawer" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_vga_controller " "Found entity 1: nios_system_vga_controller" {  } { { "nios_system/synthesis/submodules/nios_system_vga_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_fifo " "Found entity 1: nios_system_video_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458793 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1421961458800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_scaler " "Found entity 1: nios_system_scaler" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rgb_resampler " "Found entity 1: nios_system_rgb_resampler" {  } { { "nios_system/synthesis/submodules/nios_system_rgb_resampler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rgb_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma " "Found entity 1: nios_system_pixel_buffer_dma" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer " "Found entity 1: nios_system_pixel_buffer" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_key1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_key1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_key1 " "Found entity 1: nios_system_key1" {  } { { "nios_system/synthesis/submodules/nios_system_key1.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_key1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clocks " "Found entity 1: nios_system_clocks" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_character_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_character_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0 " "Found entity 1: nios_system_character_lcd_0" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458898 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961458928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961458928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_ic_data_module " "Found entity 1: nios_system_nios2_qsys_0_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_system_nios2_qsys_0_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_bht_module " "Found entity 3: nios_system_nios2_qsys_0_bht_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_register_bank_a_module " "Found entity 4: nios_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_register_bank_b_module " "Found entity 5: nios_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_dc_tag_module " "Found entity 6: nios_system_nios2_qsys_0_dc_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_dc_data_module " "Found entity 7: nios_system_nios2_qsys_0_dc_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_dc_victim_module " "Found entity 8: nios_system_nios2_qsys_0_dc_victim_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_nios2_oci_debug " "Found entity 9: nios_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: nios_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_nios2_ocimem " "Found entity 11: nios_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: nios_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_nios2_oci_break " "Found entity 13: nios_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: nios_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: nios_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: nios_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: nios_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: nios_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: nios_system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: nios_system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: nios_system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: nios_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_nios2_qsys_0_nios2_oci_pib " "Found entity 23: nios_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_nios2_qsys_0_nios2_oci_im " "Found entity 24: nios_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: nios_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_nios2_qsys_0_nios2_oci " "Found entity 26: nios_system_nios2_qsys_0_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_nios2_qsys_0 " "Found entity 27: nios_system_nios2_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_mult_cell " "Found entity 1: nios_system_nios2_qsys_0_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_test_bench " "Found entity 1: nios_system_nios2_qsys_0_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-Structure " "Found design unit 1: lights-Structure" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460495 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961460495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961460495 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460636 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460636 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460640 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421961460659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights " "Elaborating entity \"lights\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421961461119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "lights.vhd" "NiosII" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961461152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_nios2_qsys_0\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961463040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_test_bench nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961463814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ic_data_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data " "Elaborating entity \"nios_system_nios2_qsys_0_ic_data_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ic_data" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961463974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961464319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961464319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ic_tag_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag " "Elaborating entity \"nios_system_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ic_tag" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4i1 " "Found entity 1: altsyncram_r4i1" {  } { { "db/altsyncram_r4i1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_r4i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961464812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961464812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4i1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r4i1:auto_generated " "Elaborating entity \"altsyncram_r4i1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_bht_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht " "Elaborating entity \"nios_system_nios2_qsys_0_bht_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_bht" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961464977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961465612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_moh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_moh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_moh1 " "Found entity 1: altsyncram_moh1" {  } { { "db/altsyncram_moh1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_moh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961465788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961465788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_moh1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_moh1:auto_generated " "Elaborating entity \"altsyncram_moh1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_bht_module:nios_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_moh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961465794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_a_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_a" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961465848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961465961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6h1 " "Found entity 1: altsyncram_m6h1" {  } { { "db/altsyncram_m6h1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_m6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961466240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961466240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6h1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_m6h1:auto_generated " "Elaborating entity \"altsyncram_m6h1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_m6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961466244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_b_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_b" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961466468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961466734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6h1 " "Found entity 1: altsyncram_n6h1" {  } { { "db/altsyncram_n6h1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_n6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961466983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961466983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6h1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_n6h1:auto_generated " "Elaborating entity \"altsyncram_n6h1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_n6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961466988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_dc_tag_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag " "Elaborating entity \"nios_system_nios2_qsys_0_dc_tag_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_dc_tag" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961467306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961467374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdh1 " "Found entity 1: altsyncram_gdh1" {  } { { "db/altsyncram_gdh1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_gdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961467552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961467552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdh1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_gdh1:auto_generated " "Elaborating entity \"altsyncram_gdh1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_tag_module:nios_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_gdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961467557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_dc_data_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data " "Elaborating entity \"nios_system_nios2_qsys_0_dc_data_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_dc_data" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961467700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961468363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961468363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_data_module:nios_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_dc_victim_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim " "Elaborating entity \"nios_system_nios2_qsys_0_dc_victim_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_dc_victim" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961468879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961468879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_mult_cell nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell " "Elaborating entity \"nios_system_nios2_qsys_0_mult_cell\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_mult_cell" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961468980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961469300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961469615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961469615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961469624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961469826 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421961469862 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961469966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961470990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961471986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961472214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961472214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961472223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961472292 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421961472352 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961474095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961474137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_debug nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961474285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961474366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_ocimem nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961474390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ociram_sp_ram_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn81 " "Found entity 1: altsyncram_hn81" {  } { { "db/altsyncram_hn81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_hn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961475304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961475304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn81 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hn81:auto_generated " "Elaborating entity \"altsyncram_hn81\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_avalon_reg nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_break nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_xbrk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dbrk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_itrace nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dtrace nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_td_mode nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_tm_count:nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_tm_count:nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifowp_inc:nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifowp_inc:nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifocount_inc:nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifocount_inc:nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_oci_test_bench nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961475989 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_qsys_0_oci_test_bench " "Entity \"nios_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1421961475991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_pib nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_im nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_tck nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961476541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476542 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961476542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcd1 " "Found entity 1: altsyncram_bcd1" {  } { { "db/altsyncram_bcd1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_bcd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961476684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961476684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcd1 nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bcd1:auto_generated " "Elaborating entity \"altsyncram_bcd1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bcd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches nios_system:NiosII\|nios_system_switches:switches " "Elaborating entity \"nios_system_switches\" for hierarchy \"nios_system:NiosII\|nios_system_switches:switches\"" {  } { { "nios_system/synthesis/nios_system.vhd" "switches" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_LEDs nios_system:NiosII\|nios_system_LEDs:leds " "Elaborating entity \"nios_system_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_LEDs:leds\"" {  } { { "nios_system/synthesis/nios_system.vhd" "leds" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961476999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477229 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961477229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961477367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961477367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961477451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961477451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961477495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961477495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961477695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961477695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961477839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961477839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961477845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961478015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961478015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961478229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961478229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961478737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478738 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961478738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:NiosII\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961478942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0 nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0 " "Elaborating entity \"nios_system_character_lcd_0\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "Char_LCD_Comm" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "Char_LCD_Init" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clocks nios_system:NiosII\|nios_system_clocks:clocks " "Elaborating entity \"nios_system_clocks\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\"" {  } { { "nios_system/synthesis/nios_system.vhd" "clocks" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479275 ""}  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961479275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_key1 nios_system:NiosII\|nios_system_key1:key1 " "Elaborating entity \"nios_system_key1\" for hierarchy \"nios_system:NiosII\|nios_system_key1:key1\"" {  } { { "nios_system/synthesis/nios_system.vhd" "key1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer nios_system:NiosII\|nios_system_pixel_buffer:pixel_buffer " "Elaborating entity \"nios_system_pixel_buffer\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer:pixel_buffer\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma " "Elaborating entity \"nios_system_pixel_buffer_dma\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(256) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(256): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479359 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(257) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(257): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479359 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(262) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(262): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479359 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(263) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(263): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479359 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nios_system_pixel_buffer_dma.v(343) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(343): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479363 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(357) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(357): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961479364 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "Image_Buffer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961479495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961480317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480318 ""}  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961480318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961480442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961480442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961480482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961480482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961480638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961480638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961480845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961480845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961480873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rgb_resampler nios_system:NiosII\|nios_system_rgb_resampler:rgb_resampler " "Elaborating entity \"nios_system_rgb_resampler\" for hierarchy \"nios_system:NiosII\|nios_system_rgb_resampler:rgb_resampler\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rgb_resampler" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios_system_rgb_resampler.v(125) " "Verilog HDL or VHDL warning at nios_system_rgb_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_rgb_resampler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rgb_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421961481392 "|lights|nios_system:NiosII|nios_system_rgb_resampler:rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_scaler nios_system:NiosII\|nios_system_scaler:scaler " "Elaborating entity \"nios_system_scaler\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\"" {  } { { "nios_system/synthesis/nios_system.vhd" "scaler" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "Multiply_Height" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961481497 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961481498 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961481498 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481616 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961481616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961481942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961481942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961481948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961482229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961482229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961482234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961482257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961482389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961482389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961482395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961482537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961482537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961482542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961482712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961482712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961482718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "Multiply_Width" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961483072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961483077 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_video_fifo nios_system:NiosII\|nios_system_video_fifo:video_fifo " "Elaborating entity \"nios_system_video_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "video_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961483225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "Data_FIFO" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484126 ""}  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961484126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961484259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961484259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961484308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961484308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961484449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961484449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961484676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961484676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961484830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961484830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961484835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961485976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961485976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961485982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_vga_controller nios_system:NiosII\|nios_system_vga_controller:vga_controller " "Elaborating entity \"nios_system_vga_controller\" for hierarchy \"nios_system:NiosII\|nios_system_vga_controller:vga_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "vga_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:NiosII\|nios_system_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:NiosII\|nios_system_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios_system/synthesis/submodules/nios_system_vga_controller.v" "VGA_Timing" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961486064 "|lights|nios_system:NiosII|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421961486065 "|lights|nios_system:NiosII|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer nios_system:NiosII\|nios_system_char_drawer:char_drawer " "Elaborating entity \"nios_system_char_drawer\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Char_Buffer_Memory" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961486283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486284 ""}  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961486284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961486418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961486418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961486610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961486610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961486901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961486901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Character_Rom" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961486941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487032 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961487032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961487161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961487161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961487391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961487391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_alpha_blender nios_system:NiosII\|nios_system_alpha_blender:alpha_blender " "Elaborating entity \"nios_system_alpha_blender\" for hierarchy \"nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\"" {  } { { "nios_system/synthesis/nios_system.vhd" "alpha_blender" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "nios_system/synthesis/submodules/nios_system_alpha_blender.v" "alpha_blender" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_alpha_blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0 nios_system:NiosII\|nios_system_timer_0:timer_0 " "Elaborating entity \"nios_system_timer_0\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0:timer_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer nios_system:NiosII\|pixel_drawer:pixel_drawer_0 " "Elaborating entity \"pixel_drawer\" for hierarchy \"nios_system:NiosII\|pixel_drawer:pixel_drawer_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487718 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487719 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487719 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487719 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_data_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_system_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487813 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487814 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487814 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487814 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961487935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487937 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487938 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487938 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961487939 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_drawer_0_avalon_master_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator " "Elaborating entity \"nios_system_pixel_drawer_0_avalon_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488758 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_pixel_drawer_0_avalon_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488761 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_drawer_0_avalon_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488762 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_drawer_0_avalon_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488762 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_pixel_drawer_0_avalon_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488762 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_pixel_drawer_0_avalon_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488763 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "pixel_drawer_0_avalon_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488837 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488837 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488837 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488837 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488838 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488838 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488838 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488839 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488839 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488839 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488840 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0_s1_translator nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_system_onchip_memory2_0_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488949 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488952 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488953 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488953 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488953 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488953 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488954 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488954 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488954 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488955 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488955 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961488955 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961488991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios_system_sdram_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489038 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489038 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489038 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489038 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489039 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489039 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489039 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489039 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489040 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489040 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489040 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_drawer_0_avalon_slave_0_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator " "Elaborating entity \"nios_system_pixel_drawer_0_avalon_slave_0_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_slave_0_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489835 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489838 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489838 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489839 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489839 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489839 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489839 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489840 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489840 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489840 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489841 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489841 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489841 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489842 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "pixel_drawer_0_avalon_slave_0_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches_s1_translator nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator " "Elaborating entity \"nios_system_switches_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "switches_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_switches_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489936 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_switches_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489937 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_switches_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489937 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_switches_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489937 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_switches_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489937 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_switches_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489938 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_switches_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489938 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_switches_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489938 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_switches_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489938 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_switches_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489939 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_system_switches_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489939 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_switches_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489939 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_system_switches_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489940 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_switches_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489940 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_switches_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489941 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_switches_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961489941 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "switches_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961489977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_leds_s1_translator nios_system:NiosII\|nios_system_leds_s1_translator:leds_s1_translator " "Elaborating entity \"nios_system_leds_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_leds_s1_translator:leds_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "leds_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490039 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490039 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490039 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490039 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490040 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490040 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490040 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490040 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490041 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490041 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490041 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490042 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490042 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_avalon_jtag_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490085 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490088 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490088 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490089 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490089 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490089 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490089 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490090 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490090 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490090 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490091 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490091 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490091 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490173 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490175 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490176 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490176 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490176 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490176 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490177 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490177 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490177 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490177 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490178 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490178 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490178 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "character_lcd_0_avalon_lcd_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_avalon_sram_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"nios_system_pixel_buffer_avalon_sram_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490300 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490303 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490303 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490303 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490304 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490304 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490304 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490304 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490305 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490305 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490305 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490306 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490306 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_control_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490391 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490392 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490392 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490392 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490392 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490393 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490393 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490393 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490394 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490394 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490394 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490395 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer_avalon_char_control_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator " "Elaborating entity \"nios_system_char_drawer_avalon_char_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer_avalon_char_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490470 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_char_drawer_avalon_char_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490473 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_char_drawer_avalon_char_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490474 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_char_drawer_avalon_char_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490474 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_char_drawer_avalon_char_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490474 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_char_drawer_avalon_char_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490474 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_char_drawer_avalon_char_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490475 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_char_drawer_avalon_char_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490475 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_char_drawer_avalon_char_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490475 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_char_drawer_avalon_char_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490476 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_char_drawer_avalon_char_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490476 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_char_drawer_avalon_char_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490476 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "char_drawer_avalon_char_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer_avalon_char_buffer_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator " "Elaborating entity \"nios_system_char_drawer_avalon_char_buffer_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer_avalon_char_buffer_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490558 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490561 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490561 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490561 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490561 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490562 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490562 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490562 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490563 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490563 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490563 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490563 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "char_drawer_avalon_char_buffer_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0_s1_translator nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios_system_timer_0_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490885 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490887 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490888 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490888 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490888 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490888 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490889 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490889 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490889 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490889 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490890 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490890 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490890 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961490891 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961490950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491072 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491072 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491185 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491189 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491190 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491280 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491280 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491368 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491369 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491443 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491448 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491618 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491620 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491621 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491621 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491622 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491622 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491623 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491801 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491961 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491962 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491962 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491963 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491963 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961491964 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961491997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492184 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492185 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492185 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492186 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492187 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492187 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492187 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492188 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492188 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 7461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492411 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492415 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 7544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961492612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492614 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492614 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492615 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492616 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492616 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961492616 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493362 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493365 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493365 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493365 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493366 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493367 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493367 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493539 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493540 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493541 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493541 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493542 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493543 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493543 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493543 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961493543 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:NiosII\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:NiosII\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961493931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002 nios_system:NiosII\|nios_system_addr_router_002:addr_router_002 " "Elaborating entity \"nios_system_addr_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002_default_decode nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:NiosII\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002 nios_system:NiosII\|nios_system_id_router_002:id_router_002 " "Elaborating entity \"nios_system_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002_default_decode nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004 nios_system:NiosII\|nios_system_id_router_004:id_router_004 " "Elaborating entity \"nios_system_id_router_004\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_004" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004_default_decode nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_004_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007 nios_system:NiosII\|nios_system_id_router_007:id_router_007 " "Elaborating entity \"nios_system_id_router_007\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_007:id_router_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007_default_decode nios_system:NiosII\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_007_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011 nios_system:NiosII\|nios_system_id_router_011:id_router_011 " "Elaborating entity \"nios_system_id_router_011\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011_default_decode nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_011_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:NiosII\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:NiosII\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "limiter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter " "Elaborating entity \"nios_system_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter_001 nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001 " "Elaborating entity \"nios_system_burst_adapter_001\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "burst_adapter_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002 " "Elaborating entity \"nios_system_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961494983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495158 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at nios_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421961495161 "|lights|nios_system:NiosII|nios_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_002 nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"nios_system_cmd_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_002 nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_system_cmd_xbar_mux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_011 nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011 " "Elaborating entity \"nios_system_cmd_xbar_mux_011\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961495863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_002 nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_system_rsp_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_004 nios_system:NiosII\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"nios_system_rsp_xbar_demux_004\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_004" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_007 nios_system:NiosII\|nios_system_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"nios_system_rsp_xbar_demux_007\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_011 nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011 " "Elaborating entity \"nios_system_rsp_xbar_demux_011\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961496866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter " "Elaborating entity \"nios_system_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "width_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_002 nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002 " "Elaborating entity \"nios_system_width_adapter_002\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_005 nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005 " "Elaborating entity \"nios_system_width_adapter_005\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_005" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "width_adapter_005" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497489 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421961497509 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421961497511 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421961497511 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1421961497543 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_007 nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007 " "Elaborating entity \"nios_system_width_adapter_007\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "width_adapter_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497670 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421961497690 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421961497692 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421961497692 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1421961497734 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961497847 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502419 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502419 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502420 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502420 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502420 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502420 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502446 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502446 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502446 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502446 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502467 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502467 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502467 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502468 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502468 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502468 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502495 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502496 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502496 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502496 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502496 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502497 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502547 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502549 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502580 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502581 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502581 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502581 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502581 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502582 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502607 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502607 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502607 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502607 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502608 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502608 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502652 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502653 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502653 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502653 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502654 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502654 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502680 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502682 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502682 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502709 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502709 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502709 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502710 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502710 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502710 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502736 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502736 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502736 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502736 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502737 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502737 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502788 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502788 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502788 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421961502789 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Char_Buffer_Memory" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1421961502988 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1421961503025 "|lights|nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1421961503076 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4784 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961507426 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4784 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961507426 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4747 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961507426 "|lights|nios_system:NiosII|nios_system_video_fifo:video_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1421961507426 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1421961507426 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421961514241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1421961514241 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|Add18\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "Add18" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961526619 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961526619 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961526619 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1421961526619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961526757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526758 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961526758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961526881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961526881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961526979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961526980 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961526980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961527101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961527101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421961527211 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421961527211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421961527334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421961527334 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1421961530097 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1421961530097 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1421961530573 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1421961530573 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1421961530573 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1421961530573 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1421961530573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1421961530644 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 5901 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 5505 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 393 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 9306 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 5933 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 9157 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_f86.tdf" 37 2 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 990 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 5864 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421961531609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421961531610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421961539293 "|lights|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421961539293 "|lights|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421961539293 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] Low " "Register nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] will power up to Low" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1421961539539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] Low " "Register nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] will power up to Low" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1421961539539 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1421961539539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "679 " "679 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1421961545476 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421961546341 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421961546341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421961546520 "|lights|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421961546520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.map.smsg " "Generated suppressed messages file C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1421961548726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421961552940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421961552940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8168 " "Implemented 8168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7636 " "Implemented 7636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_RAMS" "376 " "Implemented 376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1421961555815 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1421961555815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421961555815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 356 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 356 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421961556231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 22 13:19:16 2015 " "Processing ended: Thu Jan 22 13:19:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421961556231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421961556231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421961556231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421961556231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421961559102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421961559103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 13:19:18 2015 " "Processing started: Thu Jan 22 13:19:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421961559103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1421961559103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lights -c lights " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1421961559104 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1421961559230 ""}
{ "Info" "0" "" "Project  = lights" {  } {  } 0 0 "Project  = lights" 0 0 "Fitter" 0 0 1421961559231 ""}
{ "Info" "0" "" "Revision = lights" {  } {  } 0 0 "Revision = lights" 0 0 "Fitter" 0 0 1421961559231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1421961560587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lights EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lights\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1421961560762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421961560822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421961560822 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421961560909 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3741 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421961560909 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3742 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421961560909 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1421961560909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1421961561250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1421961561272 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421961562571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421961562571 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1421961562571 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421961562607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22787 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421961562607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421961562607 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1421961562607 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421961562714 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961564860 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1421961564860 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1421961565403 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1421961565447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421961565694 "|lights|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566047 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566047 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566047 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1421961566047 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1421961566048 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421961566048 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1421961566048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567186 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567186 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567186 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567187 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 9318 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421961567187 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22171 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567188 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 5404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567189 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421961567189 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 9310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2985 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2989 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2993 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\] " "Destination node nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\]" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_s57.tdf" 82 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 3018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1421961567190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421961567190 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 1511 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22773 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421961567193 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22478 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567195 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_video_fifo:video_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 2740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22774 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421961567195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421961567195 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567196 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22242 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567196 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567196 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 11312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567196 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421961567197 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 0 { 0 ""} 0 22235 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421961567197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1421961570079 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421961570110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421961570112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421961570146 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1421961572375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421961572375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1421961572405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1421961574964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421961574996 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421961574996 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421961574996 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421961574996 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1421961574996 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1421961574996 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK " "PLL \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4635 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1421961575247 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421961575530 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1421961575530 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421961575563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1421961581083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421961590301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1421961590474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1421961594879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421961594879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1421961598042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1421961606625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1421961606625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421961608830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1421961608840 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1421961608840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1421961608840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.16 " "Total time spent on timing analysis during the Fitter is 2.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1421961609552 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421961609592 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "133 " "Found 133 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421961609958 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1421961609958 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421961614203 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421961615761 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421961620454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421961621733 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421961622008 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1421961622472 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1421961622477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.fit.smsg " "Generated suppressed messages file C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1421961624098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 291 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421961628493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 22 13:20:28 2015 " "Processing ended: Thu Jan 22 13:20:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421961628493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421961628493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421961628493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1421961628493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1421961630382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421961630383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 13:20:30 2015 " "Processing started: Thu Jan 22 13:20:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421961630383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1421961630383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1421961630383 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1421961633916 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1421961634036 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1421961634036 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1421961634293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421961635294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 22 13:20:35 2015 " "Processing ended: Thu Jan 22 13:20:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421961635294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421961635294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421961635294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1421961635294 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1421961636123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1421961637024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421961637026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 13:20:36 2015 " "Processing started: Thu Jan 22 13:20:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421961637026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421961637026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lights -c lights " "Command: quartus_sta lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421961637027 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1421961637157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1421961638171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421961638249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421961638249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421961639630 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1421961639630 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1421961640050 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1421961640122 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421961640260 "|lights|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640488 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640488 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640488 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640488 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1421961640490 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1421961640546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961640550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961640580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961640586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961640594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961640894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961640901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421961640901 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1421961641017 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1421961641024 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421961641511 "|lights|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641556 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641556 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641556 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961641568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961641577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961641602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421961641609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421961641615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421961641615 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1421961641639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421961641713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421961641714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421961642900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 22 13:20:42 2015 " "Processing ended: Thu Jan 22 13:20:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421961642900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421961642900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421961642900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421961642900 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 659 s " "Quartus II Full Compilation was successful. 0 errors, 659 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421961643808 ""}
