
EEpromTest24LC256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006f8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000440  20000000  000006f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000020  20000440  00000b38  00020440  2**2
                  ALLOC
  3 .stack        00000400  20000460  00000b58  00020440  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020440  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020468  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000917f  00000000  00000000  000204c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a3e  00000000  00000000  00029640  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000348  00000000  00000000  0002a07e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000138  00000000  00000000  0002a3c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000d8  00000000  00000000  0002a4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000ae4d  00000000  00000000  0002a5d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000025bd  00000000  00000000  00035423  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00041687  00000000  00000000  000379e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000334  00000000  00000000  00079068  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
   0:	20000860 	.word	0x20000860
   4:	000000f1 	.word	0x000000f1
   8:	000000ed 	.word	0x000000ed
   c:	000000ed 	.word	0x000000ed
	...
  2c:	000000ed 	.word	0x000000ed
	...
  38:	000000ed 	.word	0x000000ed
  3c:	000000ed 	.word	0x000000ed
  40:	000000ed 	.word	0x000000ed
  44:	000000ed 	.word	0x000000ed
  48:	000000ed 	.word	0x000000ed
  4c:	000000ed 	.word	0x000000ed
  50:	000000ed 	.word	0x000000ed
  54:	000000ed 	.word	0x000000ed
  58:	000000ed 	.word	0x000000ed
  5c:	00000000 	.word	0x00000000
  60:	000000ed 	.word	0x000000ed
  64:	000000ed 	.word	0x000000ed
  68:	000000ed 	.word	0x000000ed
	...
  74:	000000ed 	.word	0x000000ed
  78:	000000ed 	.word	0x000000ed
  7c:	000000ed 	.word	0x000000ed
	...
  88:	000000ed 	.word	0x000000ed

0000008c <__do_global_dtors_aux>:
  8c:	b510      	push	{r4, lr}
  8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
  90:	7823      	ldrb	r3, [r4, #0]
  92:	2b00      	cmp	r3, #0
  94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
  96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
  98:	2b00      	cmp	r3, #0
  9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
  9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
  9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
  a0:	bf00      	nop
  a2:	2301      	movs	r3, #1
  a4:	7023      	strb	r3, [r4, #0]
  a6:	bd10      	pop	{r4, pc}
  a8:	20000440 	.word	0x20000440
  ac:	00000000 	.word	0x00000000
  b0:	000006f8 	.word	0x000006f8

000000b4 <frame_dummy>:
  b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
  b6:	b510      	push	{r4, lr}
  b8:	2b00      	cmp	r3, #0
  ba:	d003      	beq.n	c4 <frame_dummy+0x10>
  bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
  be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
  c0:	e000      	b.n	c4 <frame_dummy+0x10>
  c2:	bf00      	nop
  c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
  c6:	6803      	ldr	r3, [r0, #0]
  c8:	2b00      	cmp	r3, #0
  ca:	d100      	bne.n	ce <frame_dummy+0x1a>
  cc:	bd10      	pop	{r4, pc}
  ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
  d0:	2b00      	cmp	r3, #0
  d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
  d4:	4798      	blx	r3
  d6:	e7f9      	b.n	cc <frame_dummy+0x18>
  d8:	00000000 	.word	0x00000000
  dc:	20000444 	.word	0x20000444
  e0:	000006f8 	.word	0x000006f8
  e4:	000006f8 	.word	0x000006f8
  e8:	00000000 	.word	0x00000000

000000ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  ec:	e7fe      	b.n	ec <Dummy_Handler>
  ee:	46c0      	nop			; (mov r8, r8)

000000f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  f0:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  f2:	4b2b      	ldr	r3, [pc, #172]	; (1a0 <Reset_Handler+0xb0>)
  f4:	4a2b      	ldr	r2, [pc, #172]	; (1a4 <Reset_Handler+0xb4>)
  f6:	429a      	cmp	r2, r3
  f8:	d003      	beq.n	102 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  fa:	4b2b      	ldr	r3, [pc, #172]	; (1a8 <Reset_Handler+0xb8>)
  fc:	4a28      	ldr	r2, [pc, #160]	; (1a0 <Reset_Handler+0xb0>)
  fe:	429a      	cmp	r2, r3
 100:	d304      	bcc.n	10c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 102:	4b2a      	ldr	r3, [pc, #168]	; (1ac <Reset_Handler+0xbc>)
 104:	4a2a      	ldr	r2, [pc, #168]	; (1b0 <Reset_Handler+0xc0>)
 106:	429a      	cmp	r2, r3
 108:	d310      	bcc.n	12c <Reset_Handler+0x3c>
 10a:	e01e      	b.n	14a <Reset_Handler+0x5a>
 10c:	4a29      	ldr	r2, [pc, #164]	; (1b4 <Reset_Handler+0xc4>)
 10e:	4b26      	ldr	r3, [pc, #152]	; (1a8 <Reset_Handler+0xb8>)
 110:	3303      	adds	r3, #3
 112:	1a9b      	subs	r3, r3, r2
 114:	089b      	lsrs	r3, r3, #2
 116:	3301      	adds	r3, #1
 118:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 11a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 11c:	4820      	ldr	r0, [pc, #128]	; (1a0 <Reset_Handler+0xb0>)
 11e:	4921      	ldr	r1, [pc, #132]	; (1a4 <Reset_Handler+0xb4>)
 120:	588c      	ldr	r4, [r1, r2]
 122:	5084      	str	r4, [r0, r2]
 124:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 126:	429a      	cmp	r2, r3
 128:	d1fa      	bne.n	120 <Reset_Handler+0x30>
 12a:	e7ea      	b.n	102 <Reset_Handler+0x12>
 12c:	4a22      	ldr	r2, [pc, #136]	; (1b8 <Reset_Handler+0xc8>)
 12e:	4b1f      	ldr	r3, [pc, #124]	; (1ac <Reset_Handler+0xbc>)
 130:	3303      	adds	r3, #3
 132:	1a9b      	subs	r3, r3, r2
 134:	089b      	lsrs	r3, r3, #2
 136:	3301      	adds	r3, #1
 138:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 13a:	2200      	movs	r2, #0
                *pDest++ = 0;
 13c:	481c      	ldr	r0, [pc, #112]	; (1b0 <Reset_Handler+0xc0>)
 13e:	2100      	movs	r1, #0
 140:	1814      	adds	r4, r2, r0
 142:	6021      	str	r1, [r4, #0]
 144:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 146:	429a      	cmp	r2, r3
 148:	d1fa      	bne.n	140 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 14a:	4a1c      	ldr	r2, [pc, #112]	; (1bc <Reset_Handler+0xcc>)
 14c:	21ff      	movs	r1, #255	; 0xff
 14e:	4b1c      	ldr	r3, [pc, #112]	; (1c0 <Reset_Handler+0xd0>)
 150:	438b      	bics	r3, r1
 152:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 154:	39fd      	subs	r1, #253	; 0xfd
 156:	2390      	movs	r3, #144	; 0x90
 158:	005b      	lsls	r3, r3, #1
 15a:	4a1a      	ldr	r2, [pc, #104]	; (1c4 <Reset_Handler+0xd4>)
 15c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
 15e:	4b1a      	ldr	r3, [pc, #104]	; (1c8 <Reset_Handler+0xd8>)
 160:	7b9a      	ldrb	r2, [r3, #14]
 162:	312e      	adds	r1, #46	; 0x2e
 164:	438a      	bics	r2, r1
 166:	0011      	movs	r1, r2
 168:	2220      	movs	r2, #32
 16a:	430a      	orrs	r2, r1
 16c:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 16e:	7b9a      	ldrb	r2, [r3, #14]
 170:	210c      	movs	r1, #12
 172:	438a      	bics	r2, r1
 174:	0011      	movs	r1, r2
 176:	2208      	movs	r2, #8
 178:	430a      	orrs	r2, r1
 17a:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 17c:	7b9a      	ldrb	r2, [r3, #14]
 17e:	2103      	movs	r1, #3
 180:	438a      	bics	r2, r1
 182:	0011      	movs	r1, r2
 184:	2202      	movs	r2, #2
 186:	430a      	orrs	r2, r1
 188:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
 18a:	4a10      	ldr	r2, [pc, #64]	; (1cc <Reset_Handler+0xdc>)
 18c:	6851      	ldr	r1, [r2, #4]
 18e:	2380      	movs	r3, #128	; 0x80
 190:	430b      	orrs	r3, r1
 192:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
 194:	4b0e      	ldr	r3, [pc, #56]	; (1d0 <Reset_Handler+0xe0>)
 196:	4798      	blx	r3

        /* Branch to main function */
        main();
 198:	4b0e      	ldr	r3, [pc, #56]	; (1d4 <Reset_Handler+0xe4>)
 19a:	4798      	blx	r3
 19c:	e7fe      	b.n	19c <Reset_Handler+0xac>
 19e:	46c0      	nop			; (mov r8, r8)
 1a0:	20000000 	.word	0x20000000
 1a4:	000006f8 	.word	0x000006f8
 1a8:	20000440 	.word	0x20000440
 1ac:	20000460 	.word	0x20000460
 1b0:	20000440 	.word	0x20000440
 1b4:	20000004 	.word	0x20000004
 1b8:	20000444 	.word	0x20000444
 1bc:	e000ed00 	.word	0xe000ed00
 1c0:	00000000 	.word	0x00000000
 1c4:	41007000 	.word	0x41007000
 1c8:	41004800 	.word	0x41004800
 1cc:	41004000 	.word	0x41004000
 1d0:	00000555 	.word	0x00000555
 1d4:	00000331 	.word	0x00000331

000001d8 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
	// Keep the default device state after reset
	SystemCoreClock = __SYSTEM_CLOCK;
 1d8:	4a01      	ldr	r2, [pc, #4]	; (1e0 <SystemInit+0x8>)
 1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <SystemInit+0xc>)
 1dc:	601a      	str	r2, [r3, #0]
	return;
}
 1de:	4770      	bx	lr
 1e0:	000f4240 	.word	0x000f4240
 1e4:	20000000 	.word	0x20000000

000001e8 <enableWire>:
void enableWire()
{
  // I2C Master and Slave modes share the ENABLE bit function.

  // Enable the I²C master mode
  SERCOM0->I2CM.CTRLA.bit.ENABLE = 1 ;
 1e8:	4a09      	ldr	r2, [pc, #36]	; (210 <enableWire+0x28>)
 1ea:	6811      	ldr	r1, [r2, #0]
 1ec:	2302      	movs	r3, #2
 1ee:	430b      	orrs	r3, r1
 1f0:	6013      	str	r3, [r2, #0]

  while ( SERCOM0->I2CM.SYNCBUSY.bit.ENABLE != 0 )
 1f2:	69d3      	ldr	r3, [r2, #28]
 1f4:	079b      	lsls	r3, r3, #30
 1f6:	d4fc      	bmi.n	1f2 <enableWire+0xa>
  {
    // Waiting the enable bit from SYNCBUSY is equal to 0;
  }

  // Setting bus idle mode
  SERCOM0->I2CM.STATUS.bit.BUSSTATE = 1 ;
 1f8:	4905      	ldr	r1, [pc, #20]	; (210 <enableWire+0x28>)
 1fa:	8b4b      	ldrh	r3, [r1, #26]
 1fc:	2230      	movs	r2, #48	; 0x30
 1fe:	4393      	bics	r3, r2
 200:	2210      	movs	r2, #16
 202:	4313      	orrs	r3, r2
 204:	834b      	strh	r3, [r1, #26]

  while ( SERCOM0->I2CM.SYNCBUSY.bit.SYSOP != 0 )
 206:	000a      	movs	r2, r1
 208:	69d3      	ldr	r3, [r2, #28]
 20a:	075b      	lsls	r3, r3, #29
 20c:	d4fc      	bmi.n	208 <enableWire+0x20>
  {
    // Wait the SYSOP bit from SYNCBUSY coming back to 0
  }	
}
 20e:	4770      	bx	lr
 210:	42000800 	.word	0x42000800

00000214 <startTransmissionWire>:

bool startTransmissionWire(uint8_t address, SercomWireReadWriteFlag flag)
{
 214:	b510      	push	{r4, lr}
	// 7-bits address + 1-bits R/W
	address = (address << 0x1ul) | flag;
 216:	0040      	lsls	r0, r0, #1
 218:	4308      	orrs	r0, r1

	// Wait idle or owner bus mode
	//while ( !isBusIdleWIRE() && !isBusOwnerWIRE() );

	// Send start and address
	SERCOM0->I2CM.ADDR.bit.ADDR = address;
 21a:	4c12      	ldr	r4, [pc, #72]	; (264 <startTransmissionWire+0x50>)
 21c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 21e:	b2c3      	uxtb	r3, r0
 220:	0ad0      	lsrs	r0, r2, #11
 222:	02c0      	lsls	r0, r0, #11
 224:	4318      	orrs	r0, r3
 226:	6260      	str	r0, [r4, #36]	; 0x24

	// Address Transmitted
	if ( flag == WIRE_WRITE_FLAG ) // Write mode
 228:	2900      	cmp	r1, #0
 22a:	d10f      	bne.n	24c <startTransmissionWire+0x38>
	{
		while( !SERCOM0->I2CM.INTFLAG.bit.MB )
 22c:	0022      	movs	r2, r4
 22e:	7e13      	ldrb	r3, [r2, #24]
 230:	07db      	lsls	r3, r3, #31
 232:	d5fc      	bpl.n	22e <startTransmissionWire+0x1a>
 234:	e00e      	b.n	254 <startTransmissionWire+0x40>
	{
		while( !SERCOM0->I2CM.INTFLAG.bit.SB )
		{
			// If the slave NACKS the address, the MB bit will be set.
			// In that case, send a stop condition and return False.
			if (SERCOM0->I2CM.INTFLAG.bit.MB) {
 236:	7e1a      	ldrb	r2, [r3, #24]
 238:	07d2      	lsls	r2, r2, #31
 23a:	d508      	bpl.n	24e <startTransmissionWire+0x3a>
				SERCOM0->I2CM.CTRLB.bit.CMD = 3; // Stop condition
 23c:	4a09      	ldr	r2, [pc, #36]	; (264 <startTransmissionWire+0x50>)
 23e:	6853      	ldr	r3, [r2, #4]
 240:	21c0      	movs	r1, #192	; 0xc0
 242:	0289      	lsls	r1, r1, #10
 244:	430b      	orrs	r3, r1
 246:	6053      	str	r3, [r2, #4]
				return False;
 248:	2000      	movs	r0, #0
 24a:	e009      	b.n	260 <startTransmissionWire+0x4c>
			// Wait transmission complete
		}
	}
	else  // Read mode
	{
		while( !SERCOM0->I2CM.INTFLAG.bit.SB )
 24c:	4b05      	ldr	r3, [pc, #20]	; (264 <startTransmissionWire+0x50>)
 24e:	7e1a      	ldrb	r2, [r3, #24]
 250:	0792      	lsls	r2, r2, #30
 252:	d5f0      	bpl.n	236 <startTransmissionWire+0x22>
		//sercom->I2CM.INTFLAG.bit.SB = 0x1ul;
	}


	//ACK received (0: ACK, 1: NACK)
	if(SERCOM0->I2CM.STATUS.bit.RXNACK)
 254:	4b03      	ldr	r3, [pc, #12]	; (264 <startTransmissionWire+0x50>)
 256:	8b58      	ldrh	r0, [r3, #26]
 258:	0740      	lsls	r0, r0, #29
 25a:	0fc0      	lsrs	r0, r0, #31
 25c:	2301      	movs	r3, #1
 25e:	4058      	eors	r0, r3
	}
	else
	{
		return True;
	}
}
 260:	bd10      	pop	{r4, pc}
 262:	46c0      	nop			; (mov r8, r8)
 264:	42000800 	.word	0x42000800

00000268 <resetWIRE>:
void resetWIRE()
{
  //I2CM OR I2CS, no matter SWRST is the same bit.

  //Setting the Software bit to 1
  SERCOM0->I2CM.CTRLA.bit.SWRST = 1;
 268:	4a05      	ldr	r2, [pc, #20]	; (280 <resetWIRE+0x18>)
 26a:	6811      	ldr	r1, [r2, #0]
 26c:	2301      	movs	r3, #1
 26e:	430b      	orrs	r3, r1
 270:	6013      	str	r3, [r2, #0]

  //Wait both bits Software Reset from CTRLA and SYNCBUSY are equal to 0
  while(SERCOM0->I2CM.CTRLA.bit.SWRST || SERCOM0->I2CM.SYNCBUSY.bit.SWRST);
 272:	6813      	ldr	r3, [r2, #0]
 274:	07db      	lsls	r3, r3, #31
 276:	d4fc      	bmi.n	272 <resetWIRE+0xa>
 278:	69d3      	ldr	r3, [r2, #28]
 27a:	07db      	lsls	r3, r3, #31
 27c:	d4f9      	bmi.n	272 <resetWIRE+0xa>
}
 27e:	4770      	bx	lr
 280:	42000800 	.word	0x42000800

00000284 <I2C_sercom_init>:
	return((uint8_t)(I2C_SERCOM->I2CM.DATA.reg & 0x00FF));
}


I2C_sercom_init()
{
 284:	b510      	push	{r4, lr}
  /* APBCMASK */
  PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0;
 286:	4a0e      	ldr	r2, [pc, #56]	; (2c0 <I2C_sercom_init+0x3c>)
 288:	6a11      	ldr	r1, [r2, #32]
 28a:	2304      	movs	r3, #4
 28c:	430b      	orrs	r3, r1
 28e:	6213      	str	r3, [r2, #32]
  	
  // Initialize the peripheral clock and interruption
  //initClockNVIC() ;
  /*gclk configuration for sercom1 module*/
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID (SERCOM1_GCLK_ID_CORE) |
 290:	4a0c      	ldr	r2, [pc, #48]	; (2c4 <I2C_sercom_init+0x40>)
 292:	4b0d      	ldr	r3, [pc, #52]	; (2c8 <I2C_sercom_init+0x44>)
 294:	805a      	strh	r2, [r3, #2]
  GCLK_CLKCTRL_GEN(0) |
  GCLK_CLKCTRL_CLKEN;

  resetWIRE() ;
 296:	4b0d      	ldr	r3, [pc, #52]	; (2cc <I2C_sercom_init+0x48>)
 298:	4798      	blx	r3

  // Set master mode and enable SCL Clock Stretch mode (stretch after ACK bit)
  SERCOM0->I2CM.CTRLA.reg =  SERCOM_I2CM_CTRLA_MODE( I2C_MASTER_OPERATION )/* |
 29a:	4c0d      	ldr	r4, [pc, #52]	; (2d0 <I2C_sercom_init+0x4c>)
 29c:	2314      	movs	r3, #20
 29e:	6023      	str	r3, [r4, #0]

  // Enable all interrupts
//  sercom->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB | SERCOM_I2CM_INTENSET_ERROR ;

  // Synchronous arithmetic baudrate
  SERCOM0->I2CM.BAUD.bit.BAUD = SystemCoreClock / ( 2 * TWI_CLOCK) - 1 ;
 2a0:	4b0c      	ldr	r3, [pc, #48]	; (2d4 <I2C_sercom_init+0x50>)
 2a2:	6818      	ldr	r0, [r3, #0]
 2a4:	490c      	ldr	r1, [pc, #48]	; (2d8 <I2C_sercom_init+0x54>)
 2a6:	4b0d      	ldr	r3, [pc, #52]	; (2dc <I2C_sercom_init+0x58>)
 2a8:	4798      	blx	r3
 2aa:	3801      	subs	r0, #1
 2ac:	68e2      	ldr	r2, [r4, #12]
 2ae:	21ff      	movs	r1, #255	; 0xff
 2b0:	0003      	movs	r3, r0
 2b2:	400b      	ands	r3, r1
 2b4:	438a      	bics	r2, r1
 2b6:	0010      	movs	r0, r2
 2b8:	4318      	orrs	r0, r3
 2ba:	60e0      	str	r0, [r4, #12]
}
 2bc:	bd10      	pop	{r4, pc}
 2be:	46c0      	nop			; (mov r8, r8)
 2c0:	40000400 	.word	0x40000400
 2c4:	0000400f 	.word	0x0000400f
 2c8:	40000c00 	.word	0x40000c00
 2cc:	00000269 	.word	0x00000269
 2d0:	42000800 	.word	0x42000800
 2d4:	20000000 	.word	0x20000000
 2d8:	00030d40 	.word	0x00030d40
 2dc:	0000043d 	.word	0x0000043d

000002e0 <pin_set_peripheral_function>:


#include "includes.h"

void pin_set_peripheral_function(uint32_t pinmux)
{
 2e0:	b570      	push	{r4, r5, r6, lr}
            31:21 : port information 0->PORTA, 1->PORTB
            20:16 : pin 0-31
        15:00 pin multiplex information
        there are defines for pinmux like: PINMUX_PA09D_SERCOM2_PAD1 
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
 2e2:	0c04      	lsrs	r4, r0, #16
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
 2e4:	b2e2      	uxtb	r2, r4
 2e6:	231f      	movs	r3, #31
 2e8:	4013      	ands	r3, r2
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 2ea:	0964      	lsrs	r4, r4, #5
 2ec:	b2e1      	uxtb	r1, r4
 2ee:	01c9      	lsls	r1, r1, #7
 2f0:	4c0e      	ldr	r4, [pc, #56]	; (32c <pin_set_peripheral_function+0x4c>)
 2f2:	46a4      	mov	ip, r4
 2f4:	4461      	add	r1, ip
 2f6:	18cc      	adds	r4, r1, r3
 2f8:	3440      	adds	r4, #64	; 0x40
 2fa:	7826      	ldrb	r6, [r4, #0]
 2fc:	2501      	movs	r5, #1
 2fe:	4335      	orrs	r5, r6
 300:	7025      	strb	r5, [r4, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 302:	085b      	lsrs	r3, r3, #1
 304:	18c9      	adds	r1, r1, r3
 306:	000b      	movs	r3, r1
 308:	3330      	adds	r3, #48	; 0x30
 30a:	781c      	ldrb	r4, [r3, #0]
 30c:	2101      	movs	r1, #1
 30e:	4011      	ands	r1, r2
 310:	0089      	lsls	r1, r1, #2
 312:	220f      	movs	r2, #15
 314:	408a      	lsls	r2, r1
 316:	4394      	bics	r4, r2
 318:	701c      	strb	r4, [r3, #0]
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 31a:	781c      	ldrb	r4, [r3, #0]
 31c:	0402      	lsls	r2, r0, #16
 31e:	0c12      	lsrs	r2, r2, #16
 320:	408a      	lsls	r2, r1
 322:	4322      	orrs	r2, r4
 324:	b2d2      	uxtb	r2, r2
 326:	701a      	strb	r2, [r3, #0]
 328:	bd70      	pop	{r4, r5, r6, pc}
 32a:	46c0      	nop			; (mov r8, r8)
 32c:	41004400 	.word	0x41004400

00000330 <main>:
uint32_t i;

char aHello[] = {"Hello World\n"};

int main(void)
{
 330:	b510      	push	{r4, lr}
    /* Initialize the SAM system */
    SystemInit();
 332:	4b11      	ldr	r3, [pc, #68]	; (378 <main+0x48>)
 334:	4798      	blx	r3
	
	/* Make CPU to run at 8MHz by clearing prescalar bits */
	SYSCTRL->OSC8M.bit.PRESC = 0;
 336:	4a11      	ldr	r2, [pc, #68]	; (37c <main+0x4c>)
 338:	6a11      	ldr	r1, [r2, #32]
 33a:	4b11      	ldr	r3, [pc, #68]	; (380 <main+0x50>)
 33c:	400b      	ands	r3, r1
 33e:	6213      	str	r3, [r2, #32]
	NVMCTRL->CTRLB.bit.CACHEDIS = 1;
 340:	4a10      	ldr	r2, [pc, #64]	; (384 <main+0x54>)
 342:	6853      	ldr	r3, [r2, #4]
 344:	2180      	movs	r1, #128	; 0x80
 346:	02c9      	lsls	r1, r1, #11
 348:	430b      	orrs	r3, r1
 34a:	6053      	str	r3, [r2, #4]
	
	//PORT->Group[BOOT_PORT].OUTSET.reg = (1>>14);
	//PORT->Group[BOOT_PORT].OUTSET.reg = (1>>15);  
	
	/*setup pinmux for i2c*/
	pin_set_peripheral_function(SDA);
 34c:	480e      	ldr	r0, [pc, #56]	; (388 <main+0x58>)
 34e:	4c0f      	ldr	r4, [pc, #60]	; (38c <main+0x5c>)
 350:	47a0      	blx	r4
	pin_set_peripheral_function(SCL);
 352:	480f      	ldr	r0, [pc, #60]	; (390 <main+0x60>)
 354:	47a0      	blx	r4
	
	/*init USART*/
	UART_sercom_init();
 356:	4b0f      	ldr	r3, [pc, #60]	; (394 <main+0x64>)
 358:	4798      	blx	r3
	/*init I2C*/
	I2C_sercom_init();
 35a:	4b0f      	ldr	r3, [pc, #60]	; (398 <main+0x68>)
 35c:	4798      	blx	r3
	enableWire();
 35e:	4b0f      	ldr	r3, [pc, #60]	; (39c <main+0x6c>)
 360:	4798      	blx	r3
	
	send_string(aHello,i);
 362:	4b0f      	ldr	r3, [pc, #60]	; (3a0 <main+0x70>)
 364:	6819      	ldr	r1, [r3, #0]
 366:	480f      	ldr	r0, [pc, #60]	; (3a4 <main+0x74>)
 368:	4b0f      	ldr	r3, [pc, #60]	; (3a8 <main+0x78>)
 36a:	4798      	blx	r3
	startTransmissionWire(0x50,WIRE_WRITE_FLAG);
 36c:	2100      	movs	r1, #0
 36e:	2050      	movs	r0, #80	; 0x50
 370:	4b0e      	ldr	r3, [pc, #56]	; (3ac <main+0x7c>)
 372:	4798      	blx	r3
 374:	e7fe      	b.n	374 <main+0x44>
 376:	46c0      	nop			; (mov r8, r8)
 378:	000001d9 	.word	0x000001d9
 37c:	40000800 	.word	0x40000800
 380:	fffffcff 	.word	0xfffffcff
 384:	41004000 	.word	0x41004000
 388:	000e0002 	.word	0x000e0002
 38c:	000002e1 	.word	0x000002e1
 390:	000f0002 	.word	0x000f0002
 394:	000003e1 	.word	0x000003e1
 398:	00000285 	.word	0x00000285
 39c:	000001e9 	.word	0x000001e9
 3a0:	2000045c 	.word	0x2000045c
 3a4:	20000004 	.word	0x20000004
 3a8:	000003c5 	.word	0x000003c5
 3ac:	00000215 	.word	0x00000215

000003b0 <uart_write_byte>:
}

//write to the usart register.
void uart_write_byte(uint8_t data)
{
	while(!BOOT_SERCOM->USART.INTFLAG.bit.DRE);
 3b0:	4a03      	ldr	r2, [pc, #12]	; (3c0 <uart_write_byte+0x10>)
 3b2:	7e13      	ldrb	r3, [r2, #24]
 3b4:	07db      	lsls	r3, r3, #31
 3b6:	d5fc      	bpl.n	3b2 <uart_write_byte+0x2>
		}
		
		BOOT_SERCOM->USART.DATA.reg = (uint16_t)data;
	}
	#endif
	BOOT_SERCOM->USART.DATA.reg = (uint16_t)data;
 3b8:	b280      	uxth	r0, r0
 3ba:	4b01      	ldr	r3, [pc, #4]	; (3c0 <uart_write_byte+0x10>)
 3bc:	8518      	strh	r0, [r3, #40]	; 0x28
	
}
 3be:	4770      	bx	lr
 3c0:	42000c00 	.word	0x42000c00

000003c4 <send_string>:
	uart_write_byte('s');
}

/*send a char array and format as a string*/
void send_string(char s[],uint32_t i)
{
 3c4:	b570      	push	{r4, r5, r6, lr}
	while(s[i] != 0x00)
 3c6:	1844      	adds	r4, r0, r1
 3c8:	7820      	ldrb	r0, [r4, #0]
 3ca:	2800      	cmp	r0, #0
 3cc:	d005      	beq.n	3da <send_string+0x16>
	{
		uart_write_byte(s[i]);
 3ce:	4d03      	ldr	r5, [pc, #12]	; (3dc <send_string+0x18>)
 3d0:	47a8      	blx	r5
 3d2:	3401      	adds	r4, #1
}

/*send a char array and format as a string*/
void send_string(char s[],uint32_t i)
{
	while(s[i] != 0x00)
 3d4:	7820      	ldrb	r0, [r4, #0]
 3d6:	2800      	cmp	r0, #0
 3d8:	d1fa      	bne.n	3d0 <send_string+0xc>
	{
		uart_write_byte(s[i]);
		i++;
	}
}
 3da:	bd70      	pop	{r4, r5, r6, pc}
 3dc:	000003b1 	.word	0x000003b1

000003e0 <UART_sercom_init>:
	return((uint8_t)(BOOT_SERCOM->USART.DATA.reg & 0x00FF));
}

/*init USART module on SERCOM1*/
void UART_sercom_init()
{
 3e0:	b510      	push	{r4, lr}
	//Pmux eve = n/1, odd = (n-1)/2
	#if defined(SAMD10)
		pin_set_peripheral_function(PINMUX_PA30C_SERCOM1_PAD0);
		pin_set_peripheral_function(PINMUX_PA31C_SERCOM1_PAD1);
	#else
		pin_set_peripheral_function(PINMUX_PA25C_SERCOM1_PAD3); // SAMD09 TX
 3e2:	480d      	ldr	r0, [pc, #52]	; (418 <STACK_SIZE+0x18>)
 3e4:	4c0d      	ldr	r4, [pc, #52]	; (41c <STACK_SIZE+0x1c>)
 3e6:	47a0      	blx	r4
		pin_set_peripheral_function(PINMUX_PA24C_SERCOM1_PAD2); // SAMD09 RX
 3e8:	480d      	ldr	r0, [pc, #52]	; (420 <STACK_SIZE+0x20>)
 3ea:	47a0      	blx	r4
	#endif
	
	//apbcmak
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
 3ec:	4a0d      	ldr	r2, [pc, #52]	; (424 <STACK_SIZE+0x24>)
 3ee:	6a11      	ldr	r1, [r2, #32]
 3f0:	2308      	movs	r3, #8
 3f2:	430b      	orrs	r3, r1
 3f4:	6213      	str	r3, [r2, #32]
	
	//gclk config
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(SERCOM1_GCLK_ID_CORE) | GCLK_CLKCTRL_GEN(0) | GCLK_CLKCTRL_CLKEN;
 3f6:	4a0c      	ldr	r2, [pc, #48]	; (428 <STACK_SIZE+0x28>)
 3f8:	4b0c      	ldr	r3, [pc, #48]	; (42c <STACK_SIZE+0x2c>)
 3fa:	805a      	strh	r2, [r3, #2]
	
	//Config SERCOM1 module for UART
	SERCOM1->USART.CTRLA.reg = SERCOM_USART_CTRLA_MODE_USART_INT_CLK | SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_RXPO(0x3) | SERCOM_USART_CTRLA_TXPO(0x1);
 3fc:	4b0c      	ldr	r3, [pc, #48]	; (430 <STACK_SIZE+0x30>)
 3fe:	4a0d      	ldr	r2, [pc, #52]	; (434 <STACK_SIZE+0x34>)
 400:	601a      	str	r2, [r3, #0]
	
	SERCOM1->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_CHSIZE(0);
 402:	22c0      	movs	r2, #192	; 0xc0
 404:	0292      	lsls	r2, r2, #10
 406:	605a      	str	r2, [r3, #4]
	
	/*configure baud rate at 115200*/
	SERCOM1->USART.BAUD.reg = BAUD_VAL;
 408:	4a0b      	ldr	r2, [pc, #44]	; (438 <STACK_SIZE+0x38>)
 40a:	819a      	strh	r2, [r3, #12]
	
	SERCOM1->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
 40c:	6819      	ldr	r1, [r3, #0]
 40e:	2202      	movs	r2, #2
 410:	430a      	orrs	r2, r1
 412:	601a      	str	r2, [r3, #0]
	
}
 414:	bd10      	pop	{r4, pc}
 416:	46c0      	nop			; (mov r8, r8)
 418:	00190002 	.word	0x00190002
 41c:	000002e1 	.word	0x000002e1
 420:	00180002 	.word	0x00180002
 424:	40000400 	.word	0x40000400
 428:	0000400f 	.word	0x0000400f
 42c:	40000c00 	.word	0x40000c00
 430:	42000c00 	.word	0x42000c00
 434:	40310004 	.word	0x40310004
 438:	ffffc504 	.word	0xffffc504

0000043c <__aeabi_uidiv>:
 43c:	2200      	movs	r2, #0
 43e:	0843      	lsrs	r3, r0, #1
 440:	428b      	cmp	r3, r1
 442:	d374      	bcc.n	52e <__aeabi_uidiv+0xf2>
 444:	0903      	lsrs	r3, r0, #4
 446:	428b      	cmp	r3, r1
 448:	d35f      	bcc.n	50a <__aeabi_uidiv+0xce>
 44a:	0a03      	lsrs	r3, r0, #8
 44c:	428b      	cmp	r3, r1
 44e:	d344      	bcc.n	4da <__aeabi_uidiv+0x9e>
 450:	0b03      	lsrs	r3, r0, #12
 452:	428b      	cmp	r3, r1
 454:	d328      	bcc.n	4a8 <__aeabi_uidiv+0x6c>
 456:	0c03      	lsrs	r3, r0, #16
 458:	428b      	cmp	r3, r1
 45a:	d30d      	bcc.n	478 <__aeabi_uidiv+0x3c>
 45c:	22ff      	movs	r2, #255	; 0xff
 45e:	0209      	lsls	r1, r1, #8
 460:	ba12      	rev	r2, r2
 462:	0c03      	lsrs	r3, r0, #16
 464:	428b      	cmp	r3, r1
 466:	d302      	bcc.n	46e <__aeabi_uidiv+0x32>
 468:	1212      	asrs	r2, r2, #8
 46a:	0209      	lsls	r1, r1, #8
 46c:	d065      	beq.n	53a <__aeabi_uidiv+0xfe>
 46e:	0b03      	lsrs	r3, r0, #12
 470:	428b      	cmp	r3, r1
 472:	d319      	bcc.n	4a8 <__aeabi_uidiv+0x6c>
 474:	e000      	b.n	478 <__aeabi_uidiv+0x3c>
 476:	0a09      	lsrs	r1, r1, #8
 478:	0bc3      	lsrs	r3, r0, #15
 47a:	428b      	cmp	r3, r1
 47c:	d301      	bcc.n	482 <__aeabi_uidiv+0x46>
 47e:	03cb      	lsls	r3, r1, #15
 480:	1ac0      	subs	r0, r0, r3
 482:	4152      	adcs	r2, r2
 484:	0b83      	lsrs	r3, r0, #14
 486:	428b      	cmp	r3, r1
 488:	d301      	bcc.n	48e <__aeabi_uidiv+0x52>
 48a:	038b      	lsls	r3, r1, #14
 48c:	1ac0      	subs	r0, r0, r3
 48e:	4152      	adcs	r2, r2
 490:	0b43      	lsrs	r3, r0, #13
 492:	428b      	cmp	r3, r1
 494:	d301      	bcc.n	49a <__aeabi_uidiv+0x5e>
 496:	034b      	lsls	r3, r1, #13
 498:	1ac0      	subs	r0, r0, r3
 49a:	4152      	adcs	r2, r2
 49c:	0b03      	lsrs	r3, r0, #12
 49e:	428b      	cmp	r3, r1
 4a0:	d301      	bcc.n	4a6 <__aeabi_uidiv+0x6a>
 4a2:	030b      	lsls	r3, r1, #12
 4a4:	1ac0      	subs	r0, r0, r3
 4a6:	4152      	adcs	r2, r2
 4a8:	0ac3      	lsrs	r3, r0, #11
 4aa:	428b      	cmp	r3, r1
 4ac:	d301      	bcc.n	4b2 <__aeabi_uidiv+0x76>
 4ae:	02cb      	lsls	r3, r1, #11
 4b0:	1ac0      	subs	r0, r0, r3
 4b2:	4152      	adcs	r2, r2
 4b4:	0a83      	lsrs	r3, r0, #10
 4b6:	428b      	cmp	r3, r1
 4b8:	d301      	bcc.n	4be <__aeabi_uidiv+0x82>
 4ba:	028b      	lsls	r3, r1, #10
 4bc:	1ac0      	subs	r0, r0, r3
 4be:	4152      	adcs	r2, r2
 4c0:	0a43      	lsrs	r3, r0, #9
 4c2:	428b      	cmp	r3, r1
 4c4:	d301      	bcc.n	4ca <__aeabi_uidiv+0x8e>
 4c6:	024b      	lsls	r3, r1, #9
 4c8:	1ac0      	subs	r0, r0, r3
 4ca:	4152      	adcs	r2, r2
 4cc:	0a03      	lsrs	r3, r0, #8
 4ce:	428b      	cmp	r3, r1
 4d0:	d301      	bcc.n	4d6 <__aeabi_uidiv+0x9a>
 4d2:	020b      	lsls	r3, r1, #8
 4d4:	1ac0      	subs	r0, r0, r3
 4d6:	4152      	adcs	r2, r2
 4d8:	d2cd      	bcs.n	476 <__aeabi_uidiv+0x3a>
 4da:	09c3      	lsrs	r3, r0, #7
 4dc:	428b      	cmp	r3, r1
 4de:	d301      	bcc.n	4e4 <__aeabi_uidiv+0xa8>
 4e0:	01cb      	lsls	r3, r1, #7
 4e2:	1ac0      	subs	r0, r0, r3
 4e4:	4152      	adcs	r2, r2
 4e6:	0983      	lsrs	r3, r0, #6
 4e8:	428b      	cmp	r3, r1
 4ea:	d301      	bcc.n	4f0 <__aeabi_uidiv+0xb4>
 4ec:	018b      	lsls	r3, r1, #6
 4ee:	1ac0      	subs	r0, r0, r3
 4f0:	4152      	adcs	r2, r2
 4f2:	0943      	lsrs	r3, r0, #5
 4f4:	428b      	cmp	r3, r1
 4f6:	d301      	bcc.n	4fc <__aeabi_uidiv+0xc0>
 4f8:	014b      	lsls	r3, r1, #5
 4fa:	1ac0      	subs	r0, r0, r3
 4fc:	4152      	adcs	r2, r2
 4fe:	0903      	lsrs	r3, r0, #4
 500:	428b      	cmp	r3, r1
 502:	d301      	bcc.n	508 <__aeabi_uidiv+0xcc>
 504:	010b      	lsls	r3, r1, #4
 506:	1ac0      	subs	r0, r0, r3
 508:	4152      	adcs	r2, r2
 50a:	08c3      	lsrs	r3, r0, #3
 50c:	428b      	cmp	r3, r1
 50e:	d301      	bcc.n	514 <__aeabi_uidiv+0xd8>
 510:	00cb      	lsls	r3, r1, #3
 512:	1ac0      	subs	r0, r0, r3
 514:	4152      	adcs	r2, r2
 516:	0883      	lsrs	r3, r0, #2
 518:	428b      	cmp	r3, r1
 51a:	d301      	bcc.n	520 <__aeabi_uidiv+0xe4>
 51c:	008b      	lsls	r3, r1, #2
 51e:	1ac0      	subs	r0, r0, r3
 520:	4152      	adcs	r2, r2
 522:	0843      	lsrs	r3, r0, #1
 524:	428b      	cmp	r3, r1
 526:	d301      	bcc.n	52c <__aeabi_uidiv+0xf0>
 528:	004b      	lsls	r3, r1, #1
 52a:	1ac0      	subs	r0, r0, r3
 52c:	4152      	adcs	r2, r2
 52e:	1a41      	subs	r1, r0, r1
 530:	d200      	bcs.n	534 <__aeabi_uidiv+0xf8>
 532:	4601      	mov	r1, r0
 534:	4152      	adcs	r2, r2
 536:	4610      	mov	r0, r2
 538:	4770      	bx	lr
 53a:	e7ff      	b.n	53c <__aeabi_uidiv+0x100>
 53c:	b501      	push	{r0, lr}
 53e:	2000      	movs	r0, #0
 540:	f000 f806 	bl	550 <__aeabi_idiv0>
 544:	bd02      	pop	{r1, pc}
 546:	46c0      	nop			; (mov r8, r8)

00000548 <__aeabi_uidivmod>:
 548:	2900      	cmp	r1, #0
 54a:	d0f7      	beq.n	53c <__aeabi_uidiv+0x100>
 54c:	e776      	b.n	43c <__aeabi_uidiv>
 54e:	4770      	bx	lr

00000550 <__aeabi_idiv0>:
 550:	4770      	bx	lr
 552:	46c0      	nop			; (mov r8, r8)

00000554 <__libc_init_array>:
 554:	b570      	push	{r4, r5, r6, lr}
 556:	4e0d      	ldr	r6, [pc, #52]	; (58c <__libc_init_array+0x38>)
 558:	4d0d      	ldr	r5, [pc, #52]	; (590 <__libc_init_array+0x3c>)
 55a:	2400      	movs	r4, #0
 55c:	1bad      	subs	r5, r5, r6
 55e:	10ad      	asrs	r5, r5, #2
 560:	d005      	beq.n	56e <__libc_init_array+0x1a>
 562:	00a3      	lsls	r3, r4, #2
 564:	58f3      	ldr	r3, [r6, r3]
 566:	3401      	adds	r4, #1
 568:	4798      	blx	r3
 56a:	42a5      	cmp	r5, r4
 56c:	d1f9      	bne.n	562 <__libc_init_array+0xe>
 56e:	f000 f8b1 	bl	6d4 <_init>
 572:	4e08      	ldr	r6, [pc, #32]	; (594 <__libc_init_array+0x40>)
 574:	4d08      	ldr	r5, [pc, #32]	; (598 <__libc_init_array+0x44>)
 576:	2400      	movs	r4, #0
 578:	1bad      	subs	r5, r5, r6
 57a:	10ad      	asrs	r5, r5, #2
 57c:	d005      	beq.n	58a <__libc_init_array+0x36>
 57e:	00a3      	lsls	r3, r4, #2
 580:	58f3      	ldr	r3, [r6, r3]
 582:	3401      	adds	r4, #1
 584:	4798      	blx	r3
 586:	42a5      	cmp	r5, r4
 588:	d1f9      	bne.n	57e <__libc_init_array+0x2a>
 58a:	bd70      	pop	{r4, r5, r6, pc}
 58c:	000006e0 	.word	0x000006e0
 590:	000006e0 	.word	0x000006e0
 594:	000006e0 	.word	0x000006e0
 598:	000006e8 	.word	0x000006e8

0000059c <register_fini>:
 59c:	4b03      	ldr	r3, [pc, #12]	; (5ac <register_fini+0x10>)
 59e:	b510      	push	{r4, lr}
 5a0:	2b00      	cmp	r3, #0
 5a2:	d002      	beq.n	5aa <register_fini+0xe>
 5a4:	4802      	ldr	r0, [pc, #8]	; (5b0 <register_fini+0x14>)
 5a6:	f000 f805 	bl	5b4 <atexit>
 5aa:	bd10      	pop	{r4, pc}
 5ac:	00000000 	.word	0x00000000
 5b0:	000005c5 	.word	0x000005c5

000005b4 <atexit>:
 5b4:	b510      	push	{r4, lr}
 5b6:	0001      	movs	r1, r0
 5b8:	2300      	movs	r3, #0
 5ba:	2200      	movs	r2, #0
 5bc:	2000      	movs	r0, #0
 5be:	f000 f81b 	bl	5f8 <__register_exitproc>
 5c2:	bd10      	pop	{r4, pc}

000005c4 <__libc_fini_array>:
 5c4:	b570      	push	{r4, r5, r6, lr}
 5c6:	4b09      	ldr	r3, [pc, #36]	; (5ec <__libc_fini_array+0x28>)
 5c8:	4c09      	ldr	r4, [pc, #36]	; (5f0 <__libc_fini_array+0x2c>)
 5ca:	1ae4      	subs	r4, r4, r3
 5cc:	10a4      	asrs	r4, r4, #2
 5ce:	d009      	beq.n	5e4 <__libc_fini_array+0x20>
 5d0:	4a08      	ldr	r2, [pc, #32]	; (5f4 <__libc_fini_array+0x30>)
 5d2:	18a5      	adds	r5, r4, r2
 5d4:	00ad      	lsls	r5, r5, #2
 5d6:	18ed      	adds	r5, r5, r3
 5d8:	682b      	ldr	r3, [r5, #0]
 5da:	3c01      	subs	r4, #1
 5dc:	4798      	blx	r3
 5de:	3d04      	subs	r5, #4
 5e0:	2c00      	cmp	r4, #0
 5e2:	d1f9      	bne.n	5d8 <__libc_fini_array+0x14>
 5e4:	f000 f880 	bl	6e8 <_fini>
 5e8:	bd70      	pop	{r4, r5, r6, pc}
 5ea:	46c0      	nop			; (mov r8, r8)
 5ec:	000006f4 	.word	0x000006f4
 5f0:	000006f8 	.word	0x000006f8
 5f4:	3fffffff 	.word	0x3fffffff

000005f8 <__register_exitproc>:
 5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 5fa:	4644      	mov	r4, r8
 5fc:	465f      	mov	r7, fp
 5fe:	4656      	mov	r6, sl
 600:	464d      	mov	r5, r9
 602:	469b      	mov	fp, r3
 604:	4b2f      	ldr	r3, [pc, #188]	; (6c4 <__register_exitproc+0xcc>)
 606:	b4f0      	push	{r4, r5, r6, r7}
 608:	681c      	ldr	r4, [r3, #0]
 60a:	23a4      	movs	r3, #164	; 0xa4
 60c:	005b      	lsls	r3, r3, #1
 60e:	0005      	movs	r5, r0
 610:	58e0      	ldr	r0, [r4, r3]
 612:	000e      	movs	r6, r1
 614:	4690      	mov	r8, r2
 616:	2800      	cmp	r0, #0
 618:	d04b      	beq.n	6b2 <__register_exitproc+0xba>
 61a:	6843      	ldr	r3, [r0, #4]
 61c:	2b1f      	cmp	r3, #31
 61e:	dc0d      	bgt.n	63c <__register_exitproc+0x44>
 620:	1c5c      	adds	r4, r3, #1
 622:	2d00      	cmp	r5, #0
 624:	d121      	bne.n	66a <__register_exitproc+0x72>
 626:	3302      	adds	r3, #2
 628:	009b      	lsls	r3, r3, #2
 62a:	6044      	str	r4, [r0, #4]
 62c:	501e      	str	r6, [r3, r0]
 62e:	2000      	movs	r0, #0
 630:	bc3c      	pop	{r2, r3, r4, r5}
 632:	4690      	mov	r8, r2
 634:	4699      	mov	r9, r3
 636:	46a2      	mov	sl, r4
 638:	46ab      	mov	fp, r5
 63a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 63c:	4b22      	ldr	r3, [pc, #136]	; (6c8 <__register_exitproc+0xd0>)
 63e:	2b00      	cmp	r3, #0
 640:	d03c      	beq.n	6bc <__register_exitproc+0xc4>
 642:	20c8      	movs	r0, #200	; 0xc8
 644:	0040      	lsls	r0, r0, #1
 646:	e000      	b.n	64a <__register_exitproc+0x52>
 648:	bf00      	nop
 64a:	2800      	cmp	r0, #0
 64c:	d036      	beq.n	6bc <__register_exitproc+0xc4>
 64e:	22a4      	movs	r2, #164	; 0xa4
 650:	2300      	movs	r3, #0
 652:	0052      	lsls	r2, r2, #1
 654:	58a1      	ldr	r1, [r4, r2]
 656:	6043      	str	r3, [r0, #4]
 658:	6001      	str	r1, [r0, #0]
 65a:	50a0      	str	r0, [r4, r2]
 65c:	3240      	adds	r2, #64	; 0x40
 65e:	5083      	str	r3, [r0, r2]
 660:	3204      	adds	r2, #4
 662:	5083      	str	r3, [r0, r2]
 664:	2401      	movs	r4, #1
 666:	2d00      	cmp	r5, #0
 668:	d0dd      	beq.n	626 <__register_exitproc+0x2e>
 66a:	009a      	lsls	r2, r3, #2
 66c:	4691      	mov	r9, r2
 66e:	4481      	add	r9, r0
 670:	4642      	mov	r2, r8
 672:	2188      	movs	r1, #136	; 0x88
 674:	464f      	mov	r7, r9
 676:	507a      	str	r2, [r7, r1]
 678:	22c4      	movs	r2, #196	; 0xc4
 67a:	0052      	lsls	r2, r2, #1
 67c:	4690      	mov	r8, r2
 67e:	4480      	add	r8, r0
 680:	4642      	mov	r2, r8
 682:	3987      	subs	r1, #135	; 0x87
 684:	4099      	lsls	r1, r3
 686:	6812      	ldr	r2, [r2, #0]
 688:	468a      	mov	sl, r1
 68a:	430a      	orrs	r2, r1
 68c:	4694      	mov	ip, r2
 68e:	4642      	mov	r2, r8
 690:	4661      	mov	r1, ip
 692:	6011      	str	r1, [r2, #0]
 694:	2284      	movs	r2, #132	; 0x84
 696:	4649      	mov	r1, r9
 698:	465f      	mov	r7, fp
 69a:	0052      	lsls	r2, r2, #1
 69c:	508f      	str	r7, [r1, r2]
 69e:	2d02      	cmp	r5, #2
 6a0:	d1c1      	bne.n	626 <__register_exitproc+0x2e>
 6a2:	0002      	movs	r2, r0
 6a4:	4655      	mov	r5, sl
 6a6:	328d      	adds	r2, #141	; 0x8d
 6a8:	32ff      	adds	r2, #255	; 0xff
 6aa:	6811      	ldr	r1, [r2, #0]
 6ac:	430d      	orrs	r5, r1
 6ae:	6015      	str	r5, [r2, #0]
 6b0:	e7b9      	b.n	626 <__register_exitproc+0x2e>
 6b2:	0020      	movs	r0, r4
 6b4:	304d      	adds	r0, #77	; 0x4d
 6b6:	30ff      	adds	r0, #255	; 0xff
 6b8:	50e0      	str	r0, [r4, r3]
 6ba:	e7ae      	b.n	61a <__register_exitproc+0x22>
 6bc:	2001      	movs	r0, #1
 6be:	4240      	negs	r0, r0
 6c0:	e7b6      	b.n	630 <__register_exitproc+0x38>
 6c2:	46c0      	nop			; (mov r8, r8)
 6c4:	000006d0 	.word	0x000006d0
 6c8:	00000000 	.word	0x00000000
 6cc:	00000043 	.word	0x00000043

000006d0 <_global_impure_ptr>:
 6d0:	20000018                                ... 

000006d4 <_init>:
 6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 6d6:	46c0      	nop			; (mov r8, r8)
 6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 6da:	bc08      	pop	{r3}
 6dc:	469e      	mov	lr, r3
 6de:	4770      	bx	lr

000006e0 <__init_array_start>:
 6e0:	0000059d 	.word	0x0000059d

000006e4 <__frame_dummy_init_array_entry>:
 6e4:	000000b5                                ....

000006e8 <_fini>:
 6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 6ea:	46c0      	nop			; (mov r8, r8)
 6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 6ee:	bc08      	pop	{r3}
 6f0:	469e      	mov	lr, r3
 6f2:	4770      	bx	lr

000006f4 <__fini_array_start>:
 6f4:	0000008d 	.word	0x0000008d
