// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cnn_dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flat_to_dense_streams_2_dout,
        flat_to_dense_streams_2_empty_n,
        flat_to_dense_streams_2_read,
        dense_to_softmax_streams_2_din,
        dense_to_softmax_streams_2_full_n,
        dense_to_softmax_streams_2_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] flat_to_dense_streams_2_dout;
input   flat_to_dense_streams_2_empty_n;
output   flat_to_dense_streams_2_read;
output  [31:0] dense_to_softmax_streams_2_din;
input   dense_to_softmax_streams_2_full_n;
output   dense_to_softmax_streams_2_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flat_to_dense_streams_2_read;
reg dense_to_softmax_streams_2_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] dense_array_addr_reg_354;
wire    ap_CS_fsm_state3;
wire   [3:0] dense_array_addr_46_reg_359;
wire   [3:0] dense_array_addr_47_reg_364;
wire    ap_CS_fsm_state4;
wire   [3:0] dense_array_addr_48_reg_369;
wire   [31:0] dense_array_q1;
reg   [31:0] dense_array_load_reg_374;
wire   [31:0] dense_array_q0;
reg   [31:0] dense_array_load_46_reg_379;
wire   [3:0] dense_array_addr_49_reg_384;
wire    ap_CS_fsm_state5;
wire   [3:0] dense_array_addr_50_reg_389;
reg   [31:0] dense_array_load_47_reg_394;
reg   [31:0] dense_array_load_48_reg_399;
wire   [3:0] dense_array_addr_51_reg_404;
wire    ap_CS_fsm_state6;
wire   [3:0] dense_array_addr_52_reg_409;
reg   [31:0] dense_array_load_49_reg_414;
reg   [31:0] dense_array_load_50_reg_419;
wire   [3:0] dense_array_addr_53_reg_424;
wire    ap_CS_fsm_state7;
wire   [3:0] dense_array_addr_54_reg_429;
reg   [31:0] dense_array_load_51_reg_434;
reg   [31:0] dense_array_load_52_reg_439;
reg   [31:0] dense_array_load_53_reg_444;
wire    ap_CS_fsm_state8;
reg   [31:0] dense_array_load_54_reg_449;
reg   [3:0] dense_array_address0;
reg    dense_array_ce0;
reg    dense_array_we0;
reg   [31:0] dense_array_d0;
reg   [3:0] dense_array_address1;
reg    dense_array_ce1;
reg    dense_array_we1;
reg   [31:0] dense_array_d1;
wire    grp_dense_2_Pipeline_1_fu_193_ap_start;
wire    grp_dense_2_Pipeline_1_fu_193_ap_done;
wire    grp_dense_2_Pipeline_1_fu_193_ap_idle;
wire    grp_dense_2_Pipeline_1_fu_193_ap_ready;
wire   [3:0] grp_dense_2_Pipeline_1_fu_193_dense_array_address0;
wire    grp_dense_2_Pipeline_1_fu_193_dense_array_ce0;
wire    grp_dense_2_Pipeline_1_fu_193_dense_array_we0;
wire   [31:0] grp_dense_2_Pipeline_1_fu_193_dense_array_d0;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_done;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_idle;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_ready;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_flat_to_dense_streams_2_read;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_914_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_914_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_813_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_813_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_712_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_712_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_611_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_611_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_510_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_510_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_49_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_49_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_38_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_38_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_27_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_27_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_16_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_16_out_ap_vld;
wire   [31:0] grp_dense_2_Pipeline_dense_for_flat_fu_199_add75_out;
wire    grp_dense_2_Pipeline_dense_for_flat_fu_199_add75_out_ap_vld;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_idle;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_ready;
wire   [31:0] grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_din;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_write;
wire   [3:0] grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_address0;
wire    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_ce0;
reg    grp_dense_2_Pipeline_1_fu_193_ap_start_reg;
reg    ap_block_state1_ignore_call13;
wire    ap_CS_fsm_state2;
reg    grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg   [15:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 grp_dense_2_Pipeline_1_fu_193_ap_start_reg = 1'b0;
#0 grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg = 1'b0;
#0 grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg = 1'b0;
end

cnn_dense_dense_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_address0),
    .ce0(dense_array_ce0),
    .we0(dense_array_we0),
    .d0(dense_array_d0),
    .q0(dense_array_q0),
    .address1(dense_array_address1),
    .ce1(dense_array_ce1),
    .we1(dense_array_we1),
    .d1(dense_array_d1),
    .q1(dense_array_q1)
);

cnn_dense_2_Pipeline_1 grp_dense_2_Pipeline_1_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_2_Pipeline_1_fu_193_ap_start),
    .ap_done(grp_dense_2_Pipeline_1_fu_193_ap_done),
    .ap_idle(grp_dense_2_Pipeline_1_fu_193_ap_idle),
    .ap_ready(grp_dense_2_Pipeline_1_fu_193_ap_ready),
    .dense_array_address0(grp_dense_2_Pipeline_1_fu_193_dense_array_address0),
    .dense_array_ce0(grp_dense_2_Pipeline_1_fu_193_dense_array_ce0),
    .dense_array_we0(grp_dense_2_Pipeline_1_fu_193_dense_array_we0),
    .dense_array_d0(grp_dense_2_Pipeline_1_fu_193_dense_array_d0)
);

cnn_dense_2_Pipeline_dense_for_flat grp_dense_2_Pipeline_dense_for_flat_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start),
    .ap_done(grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_done),
    .ap_idle(grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_idle),
    .ap_ready(grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_ready),
    .dense_array_load_54(dense_array_load_54_reg_449),
    .dense_array_load_53(dense_array_load_53_reg_444),
    .dense_array_load_52(dense_array_load_52_reg_439),
    .dense_array_load_51(dense_array_load_51_reg_434),
    .dense_array_load_50(dense_array_load_50_reg_419),
    .dense_array_load_49(dense_array_load_49_reg_414),
    .dense_array_load_48(dense_array_load_48_reg_399),
    .dense_array_load_47(dense_array_load_47_reg_394),
    .dense_array_load_46(dense_array_load_46_reg_379),
    .dense_array_load(dense_array_load_reg_374),
    .flat_to_dense_streams_2_dout(flat_to_dense_streams_2_dout),
    .flat_to_dense_streams_2_empty_n(flat_to_dense_streams_2_empty_n),
    .flat_to_dense_streams_2_read(grp_dense_2_Pipeline_dense_for_flat_fu_199_flat_to_dense_streams_2_read),
    .add7_914_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_914_out),
    .add7_914_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_914_out_ap_vld),
    .add7_813_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_813_out),
    .add7_813_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_813_out_ap_vld),
    .add7_712_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_712_out),
    .add7_712_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_712_out_ap_vld),
    .add7_611_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_611_out),
    .add7_611_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_611_out_ap_vld),
    .add7_510_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_510_out),
    .add7_510_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_510_out_ap_vld),
    .add7_49_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_49_out),
    .add7_49_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_49_out_ap_vld),
    .add7_38_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_38_out),
    .add7_38_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_38_out_ap_vld),
    .add7_27_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_27_out),
    .add7_27_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_27_out_ap_vld),
    .add7_16_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_16_out),
    .add7_16_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_16_out_ap_vld),
    .add75_out(grp_dense_2_Pipeline_dense_for_flat_fu_199_add75_out),
    .add75_out_ap_vld(grp_dense_2_Pipeline_dense_for_flat_fu_199_add75_out_ap_vld)
);

cnn_dense_2_Pipeline_VITIS_LOOP_60_2 grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start),
    .ap_done(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done),
    .ap_idle(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_idle),
    .ap_ready(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_ready),
    .dense_to_softmax_streams_2_din(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_din),
    .dense_to_softmax_streams_2_full_n(dense_to_softmax_streams_2_full_n),
    .dense_to_softmax_streams_2_write(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_write),
    .dense_array_address0(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_address0),
    .dense_array_ce0(grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_ce0),
    .dense_array_q0(dense_array_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state16) & (grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_2_Pipeline_1_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dense_2_Pipeline_1_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_dense_2_Pipeline_1_fu_193_ap_ready == 1'b1)) begin
            grp_dense_2_Pipeline_1_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_ready == 1'b1)) begin
            grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_ready == 1'b1)) begin
            grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_array_load_46_reg_379 <= dense_array_q0;
        dense_array_load_reg_374 <= dense_array_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_array_load_47_reg_394 <= dense_array_q1;
        dense_array_load_48_reg_399 <= dense_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dense_array_load_49_reg_414 <= dense_array_q1;
        dense_array_load_50_reg_419 <= dense_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_load_51_reg_434 <= dense_array_q1;
        dense_array_load_52_reg_439 <= dense_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_array_load_53_reg_444 <= dense_array_q1;
        dense_array_load_54_reg_449 <= dense_array_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dense_2_Pipeline_1_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_address0 = dense_array_addr_54_reg_429;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_address0 = dense_array_addr_52_reg_409;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_array_address0 = dense_array_addr_50_reg_389;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dense_array_address0 = dense_array_addr_48_reg_369;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_array_address0 = dense_array_addr_46_reg_359;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dense_array_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_array_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_array_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_array_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_array_address0 = grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_address0 = grp_dense_2_Pipeline_1_fu_193_dense_array_address0;
    end else begin
        dense_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_address1 = dense_array_addr_53_reg_424;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_address1 = dense_array_addr_51_reg_404;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_array_address1 = dense_array_addr_49_reg_384;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dense_array_address1 = dense_array_addr_47_reg_364;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_array_address1 = dense_array_addr_reg_354;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dense_array_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_array_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_array_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_array_address1 = 64'd0;
    end else begin
        dense_array_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dense_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_array_ce0 = grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_ce0 = grp_dense_2_Pipeline_1_fu_193_dense_array_ce0;
    end else begin
        dense_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dense_array_ce1 = 1'b1;
    end else begin
        dense_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_d0 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_914_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_d0 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_712_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_array_d0 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_510_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dense_array_d0 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_38_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_array_d0 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_16_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_d0 = grp_dense_2_Pipeline_1_fu_193_dense_array_d0;
    end else begin
        dense_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_d1 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_813_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_d1 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_611_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_array_d1 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_49_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dense_array_d1 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add7_27_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_array_d1 = grp_dense_2_Pipeline_dense_for_flat_fu_199_add75_out;
    end else begin
        dense_array_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dense_array_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_we0 = grp_dense_2_Pipeline_1_fu_193_dense_array_we0;
    end else begin
        dense_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dense_array_we1 = 1'b1;
    end else begin
        dense_array_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_to_softmax_streams_2_write = grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_write;
    end else begin
        dense_to_softmax_streams_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        flat_to_dense_streams_2_read = grp_dense_2_Pipeline_dense_for_flat_fu_199_flat_to_dense_streams_2_read;
    end else begin
        flat_to_dense_streams_2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_dense_2_Pipeline_1_fu_193_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call13 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign dense_array_addr_46_reg_359 = 64'd1;

assign dense_array_addr_47_reg_364 = 64'd2;

assign dense_array_addr_48_reg_369 = 64'd3;

assign dense_array_addr_49_reg_384 = 64'd4;

assign dense_array_addr_50_reg_389 = 64'd5;

assign dense_array_addr_51_reg_404 = 64'd6;

assign dense_array_addr_52_reg_409 = 64'd7;

assign dense_array_addr_53_reg_424 = 64'd8;

assign dense_array_addr_54_reg_429 = 64'd9;

assign dense_array_addr_reg_354 = 64'd0;

assign dense_to_softmax_streams_2_din = grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_dense_to_softmax_streams_2_din;

assign grp_dense_2_Pipeline_1_fu_193_ap_start = grp_dense_2_Pipeline_1_fu_193_ap_start_reg;

assign grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start = grp_dense_2_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg;

assign grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start = grp_dense_2_Pipeline_dense_for_flat_fu_199_ap_start_reg;

endmodule //cnn_dense_2
