<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-rvc/sc_core/sc_core" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">sc_core | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/sc_core/"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="sc_core | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="sc_core.sv file"><meta data-rh="true" property="og:description" content="sc_core.sv file"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/sc_core/"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/sc_core/" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/sc_core/" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.2b02214b.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.3bf9e8d7.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">Single cycle core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Single cycle core&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/sc_core/macros">macros</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/sc_core/sc_core_pkg">sc_core_pkg</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/sc_core/">sc_core</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/common/intro">Common Components</a><button aria-label="Toggle the collapsible sidebar category &#x27;Common Components&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/big_core/intro">Big Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Big Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro">Mini Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Mini Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro">Core Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Core Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/sw_libraries">SW libraries</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro"><span itemprop="name">Single cycle core</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">sc_core</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>sc_core</h1></header><h3 class="anchor anchorWithStickyNavbar_LWe7" id="sc_coresv-file">sc_core.sv file<a href="#sc_coresv-file" class="hash-link" aria-label="Direct link to sc_core.sv file" title="Direct link to sc_core.sv file">​</a></h3><p>Now we are going to look at the <code>sc_core.sv</code> file. That file is located at <code>/source/sc_core/sc_core.sv</code> folder.  </p><ul><li>Please use the figure <a href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">here</a> to understand the cpu stages.</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="module-signals">module signals<a href="#module-signals" class="hash-link" aria-label="Direct link to module signals" title="Direct link to module signals">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Title            : single cycle core design</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Project          : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// File             : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Original Author  : Amichai Ben-David</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Code Owner       : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Created          : 11/2022</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Description :</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// This is the top level of the single cycle core design.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// The core is a 32 bit RISC-V core.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// compatible with the RV32I base instruction set.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Fetch, Decode, Execute, Memory, WriteBack all in one cycle.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// The PC (program counter) is the synchronous element in the core </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`include &quot;macros.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">module sc_core</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">import sc_core_pkg::*;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">(</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic Clk,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic Rst,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // interface with instruction memory</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] Pc,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  logic [31:0] Instruction,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // interface with Data Memory</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] DMemAddress,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] DMemData   ,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [3:0]  DMemByteEn ,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic        DMemWrEn   ,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic        DMemRdEn   ,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  logic [31:0] DMemRspData</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><code>Clk</code> - core clock
<code>Rst</code> - core reset. We use that signal to reset Pc to 0.</p><h4 class="anchor anchorWithStickyNavbar_LWe7" id="interface-with-instruction-memory">interface with instruction memory<a href="#interface-with-instruction-memory" class="hash-link" aria-label="Direct link to interface with instruction memory" title="Direct link to interface with instruction memory">​</a></h4><p>Pc value is sended to the instruction memory. The instruction memory returns the instruction that is located at the Pc address. Because the core is a single cycle the memory read must be asynchronous.    </p><p>Instruction memory Granularity is 8-bit.</p><h4 class="anchor anchorWithStickyNavbar_LWe7" id="interface-with-data-memory">interface with data memory<a href="#interface-with-data-memory" class="hash-link" aria-label="Direct link to interface with data memory" title="Direct link to interface with data memory">​</a></h4><ul><li><code>DMemAddress</code> - address to the data memory</li><li><code>DMemData</code> - data to be written to the data memory</li><li><code>DMemByteEn</code> - byte enable to the data memory. used for byte and half word instructions</li><li><code>DMemWrEn</code> - write enable to the data memory</li><li><code>DMemRdEn</code> - read enable to the data memory</li><li><code>DMemRspData</code> - data that is read from the data memory   </li></ul><p>Data memory Granularity is 8-bit.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="signal-declaration">Signal declaration<a href="#signal-declaration" class="hash-link" aria-label="Direct link to Signal declaration" title="Direct link to Signal declaration">​</a></h3><p>There in no need to explain the signal declaration and the best way to understand what each signal does is to look at the code and the figure <a href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">here</a>.</p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">// signal declination</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//Data-Path signals</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        NextPc;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        PcPlus4;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:1][31:0]  Register; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [4:0]         Shamt;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        PreDMemRdData;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        AluIn1; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        AluIn2; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        AluOut;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        RegRdData1; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        RegRdData2; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        RegWrData; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0]        WrBackData;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//Ctrl Bits</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               SelNextPcAluOut;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               SelRegWrPc; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               BranchCondMet;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               SelDMemWb;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               CtrlLui;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               CtrlRegWrEn;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [2:0]         Funct3;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [6:0]         Funct7;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [4:0]         RegSrc1, RegSrc2, RegDst;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [3:0]         CtrlDMemByteEn;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               CtrlDMemWrEn;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               CtrlSignExt;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               SelAluPc ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic               SelAluImm;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">t_immediate         SelImmType;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">t_alu_op            CtrlAluOp;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">t_branch_type       CtrlBranchOp;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">t_opcode            Opcode;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-fetch">Instruction fetch<a href="#instruction-fetch" class="hash-link" aria-label="Direct link to Instruction fetch" title="Direct link to Instruction fetch">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Instruction fetch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 1. Send the PC (Program Counter) to the I_MEM.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 2. Set the Next Pc -&gt; Pc+4 or Calculated Address.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign PcPlus4  = Pc + 32&#x27;d4;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign NextPc   = SelNextPcAluOut ? AluOut : PcPlus4;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`MAFIA_RST_DFF( Pc, NextPc , Clk, Rst )</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>That block is responsible for fetching the instruction from the instruction memory. Pc can be changed by the <code>JAL/JALR/BRANCH</code> instruction calculated in the execute stage or incremented by 4 in the case of a normal instruction. </p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-decode-part-1">Instruction Decode part 1<a href="#instruction-decode-part-1" class="hash-link" aria-label="Direct link to Instruction Decode part 1" title="Direct link to Instruction Decode part 1">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Decode</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 1. Get the instruction from I_MEM and use the &quot;decoder&quot; to set the Ctrl Bits.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 2. Construct the Immediate types.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 3. Use the RS1 &amp; RS2 (RegSrc) to read the Register file data.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Opcode = t_opcode&#x27;(Instruction[6:0]);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Funct3 = Instruction[14:12];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Funct7 = Instruction[31:25];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SelNextPcAluOut = (Opcode == JAL) || (Opcode == JALR) || ((Opcode == BRANCH) &amp; (BranchCondMet));</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SelRegWrPc      = (Opcode == JAL) || (Opcode == JALR);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SelAluImm       = !(Opcode == R_OP);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SelAluPc        = (Opcode == JAL) || (Opcode == BRANCH) || (Opcode == AUIPC);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SelDMemWb       = (Opcode == LOAD);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign CtrlRegWrEn     = (Opcode == LUI ) || (Opcode == AUIPC) || (Opcode == JAL)  || (Opcode == JALR) ||</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         (Opcode == LOAD) || (Opcode == I_OP)  || (Opcode == R_OP) || (Opcode == FENCE);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign CtrlDMemWrEn    = (Opcode == STORE);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign CtrlSignExt     = (Opcode == LOAD) &amp; (!Funct3[2]);                     </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign CtrlDMemByteEn  = ((Opcode == LOAD) || (Opcode == STORE)) &amp;&amp; (Funct3[1:0] == 2&#x27;b00) ? 4&#x27;b0001 :// LB || SB</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         ((Opcode == LOAD) || (Opcode == STORE)) &amp;&amp; (Funct3[1:0] == 2&#x27;b01) ? 4&#x27;b0011 :// LH || SH</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         ((Opcode == LOAD) || (Opcode == STORE)) &amp;&amp; (Funct3[1:0] == 2&#x27;b10) ? 4&#x27;b1111 :// LW || SW</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                                                                            4&#x27;b0000 ;                      </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign CtrlBranchOp    = t_branch_type&#x27;(Funct3);  </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign SimulationDone  = (Opcode == SYSCAL);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>The most interesting part here is the <code>assign Opcode = t_opcode&#x27;(Instruction[6:0]);</code>, because every thing else is relatively intuitive.   </p><p><code>t_opcode</code> is an enum that is defined in the <code>sc_core_pkg.sv</code> file.   <code>Opcode</code> is defined in previous section and it can be one of the following values: <code>LUI, AUIPC, JAL, JALR, BRANCH, LOAD, STORE, I_OP, R_OP, FENCE, SYSCAL</code>. </p><p><code>Instruction[6:0]</code> is a value that represents the opcode of the instruction, because its type is logic, we need to make  <strong>casting</strong> to <code>t_opcode</code> type. We do that by adding the
<strong>t_opcode&#x27;</strong> casting operator.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-decode-part-2">Instruction Decode part 2<a href="#instruction-decode-part-2" class="hash-link" aria-label="Direct link to Instruction Decode part 2" title="Direct link to Instruction Decode part 2">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    unique casez ({Funct3, Funct7, Opcode})</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //-----LUI type-------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b???, 7&#x27;b???????, LUI } : CtrlAluOp = IN_2;//LUI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //-----R type-------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b000, 7&#x27;b0000000, R_OP} : CtrlAluOp = ADD; //ADD</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b000, 7&#x27;b0100000, R_OP} : CtrlAluOp = SUB; //SUB</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b001, 7&#x27;b0000000, R_OP} : CtrlAluOp = SLL; //SLL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b010, 7&#x27;b0000000, R_OP} : CtrlAluOp = SLT; //SLT</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b011, 7&#x27;b0000000, R_OP} : CtrlAluOp = SLTU;//SLTU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b100, 7&#x27;b0000000, R_OP} : CtrlAluOp = XOR; //XOR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b101, 7&#x27;b0000000, R_OP} : CtrlAluOp = SRL; //SRL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b101, 7&#x27;b0100000, R_OP} : CtrlAluOp = SRA; //SRA</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b110, 7&#x27;b0000000, R_OP} : CtrlAluOp = OR;  //OR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b111, 7&#x27;b0000000, R_OP} : CtrlAluOp = AND; //AND</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //-----I type-------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b000, 7&#x27;b???????, I_OP} : CtrlAluOp = ADD; //ADDI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b010, 7&#x27;b???????, I_OP} : CtrlAluOp = SLT; //SLTI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b011, 7&#x27;b???????, I_OP} : CtrlAluOp = SLTU;//SLTUI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b100, 7&#x27;b???????, I_OP} : CtrlAluOp = XOR; //XORI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b110, 7&#x27;b???????, I_OP} : CtrlAluOp = OR;  //ORI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b111, 7&#x27;b???????, I_OP} : CtrlAluOp = AND; //ANDI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b001, 7&#x27;b0000000, I_OP} : CtrlAluOp = SLL; //SLLI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b101, 7&#x27;b0000000, I_OP} : CtrlAluOp = SRL; //SRLI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    {3&#x27;b101, 7&#x27;b0100000, I_OP} : CtrlAluOp = SRA; //SRAI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //-----Other-------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default                    : CtrlAluOp = ADD; //AUIPC || JAL || JALR || BRANCH || LOAD || STORE</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>That code defines a combinational logic block using the <code>always_comb</code> keyword. The code is using a case statement to determine the value of CtrlAluOp based on the values of <code>Funct3, Funct7, and Opcode</code>. </p><ul><li><p>The always_comb block indicates that this logic should always be computed whenever the inputs change.</p></li><li><p>`unique casez`` is a unique case statement that allows for the most specific match to be used, meaning that if multiple conditions match, only the first one encountered will be executed.</p></li><li><p>Inside the case block, the code checks various combinations of <code>Funct3, Funct7</code>, and Opcode values using pattern matching.</p></li></ul><p>Depending on the values of these inputs, different values are assigned to the CtrlAluOp variable, which is used in further logic or hardware.</p><ul><li>For example, if Funct3 is 3&#x27;b???&#x27;, Funct7 is 7&#x27;b???????, and Opcode is LUI, then CtrlAluOp is set to IN_2.</li></ul><p>The default case at the end of the case block specifies what happens when none of the specified conditions match. In this case, CtrlAluOp is set to ADD.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-decode-part-3">Instruction Decode part 3<a href="#instruction-decode-part-3" class="hash-link" aria-label="Direct link to Instruction Decode part 3" title="Direct link to Instruction Decode part 3">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//  Immediate Generator</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    unique casez (Opcode)    //mux</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    JALR, I_OP, LOAD : SelImmType = I_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    LUI, AUIPC       : SelImmType = U_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    JAL              : SelImmType = J_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BRANCH           : SelImmType = B_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    STORE            : SelImmType = S_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default          : SelImmType = I_TYPE;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  unique casez (SelImmType)    //mux</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    U_TYPE : Immediate = {     Instruction[31:12], 12&#x27;b0 } ;                                                            //U_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    I_TYPE : Immediate = { {20{Instruction[31]}} , Instruction[31:20] };                                                //I_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    S_TYPE : Immediate = { {20{Instruction[31]}} , Instruction[31:25] , Instruction[11:7]  };                           //S_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    B_TYPE : Immediate = { {20{Instruction[31]}} , Instruction[7]     , Instruction[30:25] , Instruction[11:8]  , 1&#x27;b0};//B_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    J_TYPE : Immediate = { {12{Instruction[31]}} , Instruction[19:12] , Instruction[20]    , Instruction[30:21] , 1&#x27;b0};//J_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default: Immediate = {     Instruction[31:12], 12&#x27;b0 };                                                             //U_Immediate;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end                </span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>This code defines a combinational logic block using the always_comb keyword. It determines the value of SelImmType based on the Opcode and then computes the Immediate value based on the selected SelImmType. Here&#x27;s an explanation:</p><ul><li><p>The first casez (Opcode) block checks the value of Opcode and assigns a value to SelImmType based on its value.</p></li><li><p>Depending on the value of Opcode, it selects one of several instruction types (U_TYPE, I_TYPE, S_TYPE, B_TYPE, or J_TYPE). If none of the specific conditions match, it sets SelImmType to I_TYPE by default.</p></li><li><p>The second casez (SelImmType) block uses the selected SelImmType to determine how to compute the Immediate value for the instruction.</p></li><li><p>It assigns the appropriate value to Immediate based on the instruction type. Each type corresponds to a different way of forming the immediate value for the instruction.</p></li><li><p>For example, when SelImmType is U_TYPE, it forms the Immediate value by taking bits from the Instruction array in a specific pattern. The same logic applies to the other instruction types as well.</p></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-decode-part-4---register-file">Instruction Decode part 4 - Register file<a href="#instruction-decode-part-4---register-file" class="hash-link" aria-label="Direct link to Instruction Decode part 4 - Register file" title="Direct link to Instruction Decode part 4 - Register file">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//  Register File</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegDst  = Instruction[11:7];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegSrc1 = Instruction[19:15];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegSrc2 = Instruction[24:20];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// --- Select what Write to register file --------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegWrData = SelRegWrPc ? PcPlus4 : WrBackData; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//---- The Register File  ------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`MAFIA_EN_DFF(Register[RegDst] , RegWrData , Clk , (CtrlRegWrEn &amp;&amp; (RegDst!=5&#x27;b0)))</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// --- read Register File --------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData1 = (RegSrc1==5&#x27;b0) ? 32&#x27;b0 : Register[RegSrc1];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData2 = (RegSrc2==5&#x27;b0) ? 32&#x27;b0 : Register[RegSrc2];</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="execution-stage">Execution stage<a href="#execution-stage" class="hash-link" aria-label="Direct link to Execution stage" title="Direct link to Execution stage">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Execute</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 1. Compute Data to write back to register.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 2. Compute Address for load/store</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 3. Compute Branch/Jump address target. (set PC)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 4. Check branch condition</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn1 = SelAluPc    ? Pc        : RegRdData1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn2 = SelAluImm   ? Immediate : RegRdData2;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin : alu_logic</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    Shamt = AluIn2[4:0]; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //According to ALU OP we select the correct operation</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    unique casez (CtrlAluOp)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        ADD      :   AluOut = AluIn1 + AluIn2                  ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SUB      :   AluOut = AluIn1 + (~AluIn2) + 1&#x27;b1        ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        //shift</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SLL     : AluOut = AluIn1 &lt;&lt; Shamt                     ;//SLL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SRL     : AluOut = AluIn1 &gt;&gt; Shamt                     ;//SRL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SRA     : AluOut = $signed(AluIn1) &gt;&gt;&gt; Shamt           ;//SRA</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        //bit wise operations</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        XOR     : AluOut = AluIn1 ^ AluIn2                     ;//XOR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        OR      : AluOut = AluIn1 | AluIn2                     ;//OR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        AND     : AluOut = AluIn1 &amp; AluIn2                     ;//AND</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        IN_2    : AluOut = AluIn2                              ;//LUI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SLT     : AluOut = $signed(AluIn1) &lt; $signed(AluIn2)   ;//SLT</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        SLTU    : AluOut = AluIn1 &lt; AluIn2                     ;//SLTU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        default : AluOut = AluIn1 + AluIn2                     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin : branch_comp</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  //for branch condition.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  unique casez ({CtrlBranchOp})</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BEQ     : BranchCondMet =  (RegRdData1==RegRdData2)                   ;// BEQ</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BNE     : BranchCondMet = ~(RegRdData1==RegRdData2)                   ;// BNE</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BLT     : BranchCondMet =  ($signed(RegRdData1)&lt;$signed(RegRdData2))  ;// BLT</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BGE     : BranchCondMet = ~($signed(RegRdData1)&lt;$signed(RegRdData2))  ;// BGE</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BLTU    : BranchCondMet =  (RegRdData1&lt;RegRdData2)                    ;// BLTU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BGEU    : BranchCondMet = ~(RegRdData1&lt;RegRdData2)                    ;// BGEU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default : BranchCondMet = 1&#x27;b0                                        ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>This is the execution stage, including computing values for write-back to registers, load/store addresses, branch/jump target addresses, and checking branch conditions.</p><ul><li><p>The code assigns values to AluIn1 and AluIn2 based on certain conditions. AluIn1 is assigned either the PC or the value from RegRdData1, and AluIn2 is assigned either the Immediate value or RegRdData2. These assignments depend on the values of SelAluPc and SelAluImm.</p></li><li><p>The always_comb block with the label alu_logic calculates the result of the ALU (Arithmetic Logic Unit) operation based on the CtrlAluOp control signal. The specific operation performed depends on the value of CtrlAluOp. Common ALU operations like addition (ADD), subtraction (SUB), bitwise operations, and shifts are implemented here.</p></li><li><p>The always_comb block labeled branch_comp computes the branch condition (BranchCondMet) based on the control signal CtrlBranchOp. The type of branch comparison depends on the value of CtrlBranchOp and includes conditions such as equal (BEQ), not equal (BNE), less than (BLT), greater than or equal to (BGE), and unsigned comparisons (BLTU and BGEU). The result of the comparison is assigned to BranchCondMet.</p></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="memory-access">Memory Access<a href="#memory-access" class="hash-link" aria-label="Direct link to Memory Access" title="Direct link to Memory Access">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Memory Access</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Access D_MEM for Write (STORE) and Reads (LOAD). – use Byte Enable and Sign-Extend indications.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Both RD &amp; WR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemAddress  = AluOut;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemByteEn   = CtrlDMemByteEn;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//WR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemData     = RegRdData2;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemWrEn     = CtrlDMemWrEn;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//RD</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemRdEn     = SelDMemWb;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>This part calculates the address of the data memory and the byte enable signal. It also sets the data to be written to the data memory and the write enable signal. Finally, it sets the read enable signal based on the value of SelDMemWb.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="write-back-stage">Write back stage<a href="#write-back-stage" class="hash-link" aria-label="Direct link to Write back stage" title="Direct link to Write back stage">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Write-Back</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//===========================================================================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// -----------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 1. Select which data should be written back to the register file AluOut or DMemRdData.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Sign extend taking care of</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0] DMemRspDataBeSx;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemRspDataBeSx[7:0]   =  CtrlDMemByteEn[0] ? DMemRspData[7:0]     : 8&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemRspDataBeSx[15:8]  =  CtrlDMemByteEn[1] ? DMemRspData[15:8]    :</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                 CtrlSignExt       ? {8{WrBackData[7]}} : 8&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemRspDataBeSx[23:16] =  CtrlDMemByteEn[2] ? DMemRspData[23:16]:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                 CtrlSignExt       ? {8{WrBackData[15]}}: 8&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign DMemRspDataBeSx[31:24] =  CtrlDMemByteEn[3] ? DMemRspData[31:24]:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                 CtrlSignExt       ? {8{WrBackData[23]}}: 8&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign WrBackData = SelDMemWb ? DMemRspDataBeSx : AluOut;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>In that stage we decide what data to write back to the register file. The data can be the result of the ALU operation or the data that was read from the data memory. The data that is read from the data memory is sign extended according to the instruction type.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/sc_core/sc_core.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/rvc/sc_core/sc_core_pkg"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">sc_core_pkg</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_wiki/docs/rvc/common/intro"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">The Mini Core</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#sc_coresv-file" class="table-of-contents__link toc-highlight">sc_core.sv file</a></li><li><a href="#module-signals" class="table-of-contents__link toc-highlight">module signals</a></li><li><a href="#signal-declaration" class="table-of-contents__link toc-highlight">Signal declaration</a></li><li><a href="#instruction-fetch" class="table-of-contents__link toc-highlight">Instruction fetch</a></li><li><a href="#instruction-decode-part-1" class="table-of-contents__link toc-highlight">Instruction Decode part 1</a></li><li><a href="#instruction-decode-part-2" class="table-of-contents__link toc-highlight">Instruction Decode part 2</a></li><li><a href="#instruction-decode-part-3" class="table-of-contents__link toc-highlight">Instruction Decode part 3</a></li><li><a href="#instruction-decode-part-4---register-file" class="table-of-contents__link toc-highlight">Instruction Decode part 4 - Register file</a></li><li><a href="#execution-stage" class="table-of-contents__link toc-highlight">Execution stage</a></li><li><a href="#memory-access" class="table-of-contents__link toc-highlight">Memory Access</a></li><li><a href="#write-back-stage" class="table-of-contents__link toc-highlight">Write back stage</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.2b02214b.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.3bf9e8d7.js"></script>
</body>
</html>