{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544623026361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544623026369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 21:57:06 2018 " "Processing started: Wed Dec 12 21:57:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544623026369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544623026369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bell -c bell " "Command: quartus_map --read_settings_files=on --write_settings_files=off bell -c bell" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544623026369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544623027229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell.v 2 2 " "Found 2 design units, including 2 entities, in source file bell.v" { { "Info" "ISGN_ENTITY_NAME" "1 bell " "Found entity 1: bell" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544623036715 ""} { "Info" "ISGN_ENTITY_NAME" "2 frequency_divider " "Found entity 2: frequency_divider" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544623036715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544623036715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bell " "Elaborating entity \"bell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544623036756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay bell.v(7) " "Verilog HDL or VHDL warning at bell.v(7): object \"delay\" assigned a value but never read" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544623036757 "|bell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag bell.v(8) " "Verilog HDL or VHDL warning at bell.v(8): object \"flag\" assigned a value but never read" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544623036757 "|bell"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bell.v(68) " "Verilog HDL assignment warning at bell.v(68): truncated value with size 32 to match size of target (1)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036758 "|bell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_1\"" {  } { { "bell.v" "bell_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036766 "|bell|frequency_divider:bell_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_2\"" {  } { { "bell.v" "bell_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036775 "|bell|frequency_divider:bell_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_3\"" {  } { { "bell.v" "bell_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036783 "|bell|frequency_divider:bell_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_4\"" {  } { { "bell.v" "bell_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036790 "|bell|frequency_divider:bell_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_5\"" {  } { { "bell.v" "bell_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036797 "|bell|frequency_divider:bell_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_6\"" {  } { { "bell.v" "bell_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036806 "|bell|frequency_divider:bell_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:bell_clk_7 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:bell_clk_7\"" {  } { { "bell.v" "bell_clk_7" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544623036813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 bell.v(111) " "Verilog HDL assignment warning at bell.v(111): truncated value with size 32 to match size of target (28)" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544623036814 "|bell|frequency_divider:bell_clk_7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "bell.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_bell/bell.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544623037202 "|bell|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544623037202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544623037203 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544623037203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544623037203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544623037203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544623037277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 21:57:17 2018 " "Processing ended: Wed Dec 12 21:57:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544623037277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544623037277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544623037277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544623037277 ""}
