

================================================================
== Vitis HLS Report for 'sparse'
================================================================
* Date:           Sat Jun 15 11:56:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                    |                                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                       Module                      |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0                                       |entry_proc                                         |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |Block_entry4_proc_U0                                |Block_entry4_proc                                  |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0           |load_ap_uint_256_ap_int_8_ap_int_8_32u_s           |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0  |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0         |quant_ap_uint_256_ap_int_32_ap_int_8_32u_s         |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0          |store_ap_uint_256_ap_int_8_ap_int_8_32u_s          |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |       72|     -|    1797|    1268|    -|
|Instance         |       17|   236|    8272|   27639|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       89|   236|   10075|   28991|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       14|    13|       2|      12|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |                      Instance                      |                       Module                      | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |Block_entry4_proc_U0                                |Block_entry4_proc                                  |        0|    0|    83|     38|    0|
    |entry_proc_U0                                       |entry_proc                                         |        0|    0|     3|     47|    0|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0           |load_ap_uint_256_ap_int_8_ap_int_8_32u_s           |       17|    6|  1716|   1613|    0|
    |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0  |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s  |        0|    0|   966|   2283|    0|
    |quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0         |quant_ap_uint_256_ap_int_32_ap_int_8_32u_s         |        0|  227|  3427|  20377|    0|
    |sparse_addr_s_axi_U                                 |sparse_addr_s_axi                                  |        0|    0|   525|    874|    0|
    |sparse_data_m_axi_U                                 |sparse_data_m_axi                                  |        0|    0|  1079|   1746|    0|
    |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0          |store_ap_uint_256_ap_int_8_ap_int_8_32u_s          |        0|    3|   473|    661|    0|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                               |                                                   |       17|  236|  8272|  27639|    0|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |                     Name                    | BRAM_18K|  FF | LUT| URAM| Depth| Bits | Size:D*B|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |am_ROWS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |count_stream_U                               |        0|   99|   0|    -|    64|     8|      512|
    |data_out_U                                   |       57|  155|   0|    -|    64|  1024|    65536|
    |fm_COLS_c15_U                                |        0|   99|   0|    -|     2|    32|       64|
    |fm_COLS_c16_U                                |        0|   99|   0|    -|     2|    32|       64|
    |fm_COLS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |fm_ROWS_c14_U                                |        0|   99|   0|    -|     3|    32|       96|
    |fm_ROWS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |fm_stream_U                                  |       15|  157|   0|    -|   128|   256|    32768|
    |idx_stream_U                                 |        0|   99|   0|    -|   128|     8|     1024|
    |input_data_addr1_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|    27|       54|
    |input_data_addr2_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|    27|       54|
    |output_data_addr3_assign_cast_loc_channel_U  |        0|   99|   0|    -|     5|    27|      135|
    |outputs_c_U                                  |        0|   99|   0|    -|     6|    64|      384|
    |quant_mul_c_U                                |        0|   99|   0|    -|     5|    32|      160|
    |quant_out_U                                  |        0|   99|   0|    -|     2|   256|      512|
    |quant_shift_c_U                              |        0|   99|   0|    -|     5|    32|      160|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |Total                                        |       72| 1797|   0|    0|   424|  1953|   101715|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry4_proc_U0_ap_continue                                 |       and|   0|  0|   2|           1|           1|
    |Block_entry4_proc_U0_ap_start                                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr1_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr2_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_output_data_addr3_assign_cast_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                           |       and|   0|  0|   2|           1|           1|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry4_proc_U0_ap_ready                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr1_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr2_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_data_addr3_assign_cast_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                            |          |   0|  0|  30|          15|          15|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |   9|          2|    1|          2|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |   9|          2|    1|          2|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                |  54|         12|    6|         12|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |  1|   0|    1|          0|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_sparse_addr_AWVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WVALID    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WREADY    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WDATA     |   in|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WSTRB     |   in|    4|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RDATA     |  out|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|ap_clk                      |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|interrupt                   |  out|    1|  ap_ctrl_hs|        sparse|  return value|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%quant_mul_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %quant_mul" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 9 'read' 'quant_mul_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%quant_shift_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %quant_shift" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 10 'read' 'quant_shift_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 11 'read' 'outputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 12 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%fm_COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %fm_COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 13 'read' 'fm_COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%fm_ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %fm_ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 14 'read' 'fm_ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%am_COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %am_COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 15 'read' 'am_COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%am_ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %am_ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 16 'read' 'am_ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%output_data_addr3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %output_data_addr3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 17 'read' 'output_data_addr3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%input_data_addr2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 18 'read' 'input_data_addr2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%input_data_addr1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 19 'read' 'input_data_addr1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%quant_mul_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 20 'alloca' 'quant_mul_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%quant_shift_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 21 'alloca' 'quant_shift_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%outputs_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 22 'alloca' 'outputs_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fm_COLS_c16 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 23 'alloca' 'fm_COLS_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fm_COLS_c15 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 24 'alloca' 'fm_COLS_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fm_COLS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 25 'alloca' 'fm_COLS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fm_ROWS_c14 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 26 'alloca' 'fm_ROWS_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fm_ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 27 'alloca' 'fm_ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%am_ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 28 'alloca' 'am_ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_out = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:32]   --->   Operation 29 'alloca' 'data_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 64> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%quant_out = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:34]   --->   Operation 30 'alloca' 'quant_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fm_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:36]   --->   Operation 31 'alloca' 'fm_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 128> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idx_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:38]   --->   Operation 32 'alloca' 'idx_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 128> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 33 'alloca' 'count_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 34 [1/1] (1.88ns)   --->   "%call_ln49 = call void @entry_proc, i64 %outputs_read, i64 %outputs_c, i32 %quant_shift_read, i32 %quant_shift_c, i32 %quant_mul_read, i32 %quant_mul_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 34 'call' 'call_ln49' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%call_ret = call i81 @Block_entry4_proc, i32 %input_data_addr1_read, i32 %input_data_addr2_read, i32 %output_data_addr3_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_data_addr1_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 36 'extractvalue' 'input_data_addr1_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_data_addr2_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 37 'extractvalue' 'input_data_addr2_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_data_addr3_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 38 'extractvalue' 'output_data_addr3_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 5> <FIFO>
ST_1 : Operation 39 [2/2] (3.42ns)   --->   "%call_ln50 = call void @load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_read, i32 %am_COLS_read, i32 %fm_ROWS_read, i32 %fm_COLS_read, i256 %sparse_data, i64 %inputs_read, i8 %idx_stream, i8 %count_stream, i256 %fm_stream, i27 %input_data_addr1_assign_cast_loc_channel, i27 %input_data_addr2_assign_cast_loc_channel, i32 %am_ROWS_c, i32 %fm_ROWS_c14, i32 %fm_COLS_c16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:50]   --->   Operation 39 'call' 'call_ln50' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln50 = call void @load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_read, i32 %am_COLS_read, i32 %fm_ROWS_read, i32 %fm_COLS_read, i256 %sparse_data, i64 %inputs_read, i8 %idx_stream, i8 %count_stream, i256 %fm_stream, i27 %input_data_addr1_assign_cast_loc_channel, i27 %input_data_addr2_assign_cast_loc_channel, i32 %am_ROWS_c, i32 %fm_ROWS_c14, i32 %fm_COLS_c16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:50]   --->   Operation 40 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln51 = call void @mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_c, i32 %fm_COLS_c16, i256 %fm_stream, i8 %idx_stream, i8 %count_stream, i1024 %data_out, i32 %fm_COLS_c15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:51]   --->   Operation 41 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln51 = call void @mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_c, i32 %fm_COLS_c16, i256 %fm_stream, i8 %idx_stream, i8 %count_stream, i1024 %data_out, i32 %fm_COLS_c15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:51]   --->   Operation 42 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln52 = call void @quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>, i1024 %data_out, i32 %fm_ROWS_c14, i32 %fm_COLS_c15, i256 %quant_out, i32 %quant_shift_c, i32 %quant_mul_c, i32 %fm_ROWS_c, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:52]   --->   Operation 43 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln52 = call void @quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>, i1024 %data_out, i32 %fm_ROWS_c14, i32 %fm_COLS_c15, i256 %quant_out, i32 %quant_shift_c, i32 %quant_mul_c, i32 %fm_ROWS_c, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:52]   --->   Operation 44 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 45 [2/2] (2.92ns)   --->   "%call_ln53 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %quant_out, i256 %sparse_data, i64 %outputs_c, i27 %output_data_addr3_assign_cast_loc_channel, i32 %fm_ROWS_c, i32 %fm_COLS_c, i1 %sparse_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:53]   --->   Operation 45 'call' 'call_ln53' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @quant_mul_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %quant_mul_c, i32 %quant_mul_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_mul_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 47 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @quant_shift_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %quant_shift_c, i32 %quant_shift_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 48 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_shift_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 49 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @outputs_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i64 %outputs_c, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 50 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 51 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_COLS_c16_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_COLS_c16, i32 %fm_COLS_c16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 52 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 53 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_COLS_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_COLS_c15, i32 %fm_COLS_c15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 54 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 55 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_COLS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_COLS_c, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 56 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 57 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_ROWS_c14_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %fm_ROWS_c14, i32 %fm_ROWS_c14" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 58 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 59 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_ROWS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_ROWS_c, i32 %fm_ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 60 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 61 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @am_ROWS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %am_ROWS_c, i32 %am_ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 62 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln49 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 63 'specinterface' 'specinterface_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln49 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:49]   --->   Operation 64 'specdataflowpipeline' 'specdataflowpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:3]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_15, i32 0, i32 0, void @empty_6, i32 32, i32 0, void @empty_26, void @empty_27, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %sparse_data"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr1"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_30, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr2"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_24, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_data_addr3"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %am_ROWS"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_5, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %am_COLS"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_COLS, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_COLS, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fm_ROWS"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fm_COLS"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_14, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_shift"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_shift, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_shift, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_mul"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_mul, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_20, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_mul, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sparse_flag"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sparse_flag, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sparse_flag, void @empty_31, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_28, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_29, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @data_out_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i1024 %data_out, i1024 %data_out"   --->   Operation 103 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %data_out, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @quant_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %quant_out, i256 %quant_out"   --->   Operation 105 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i256 %fm_stream, i256 %fm_stream"   --->   Operation 107 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fm_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @idx_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i8 %idx_stream, i8 %idx_stream"   --->   Operation 109 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %idx_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @count_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i8 %count_stream, i8 %count_stream"   --->   Operation 111 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %count_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (1.45ns)   --->   "%call_ln53 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %quant_out, i256 %sparse_data, i64 %outputs_c, i27 %output_data_addr3_assign_cast_loc_channel, i32 %fm_ROWS_c, i32 %fm_COLS_c, i1 %sparse_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:53]   --->   Operation 113 'call' 'call_ln53' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:54]   --->   Operation 114 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sparse_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_data_addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_addr2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_addr3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ am_ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ am_COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quant_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quant_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sparse_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quant_mul_read                            (read                ) [ 000000000]
quant_shift_read                          (read                ) [ 000000000]
outputs_read                              (read                ) [ 000000000]
inputs_read                               (read                ) [ 001000000]
fm_COLS_read                              (read                ) [ 001000000]
fm_ROWS_read                              (read                ) [ 001000000]
am_COLS_read                              (read                ) [ 001000000]
am_ROWS_read                              (read                ) [ 001000000]
output_data_addr3_read                    (read                ) [ 000000000]
input_data_addr2_read                     (read                ) [ 000000000]
input_data_addr1_read                     (read                ) [ 000000000]
quant_mul_c                               (alloca              ) [ 011111111]
quant_shift_c                             (alloca              ) [ 011111111]
outputs_c                                 (alloca              ) [ 011111111]
fm_COLS_c16                               (alloca              ) [ 011111111]
fm_COLS_c15                               (alloca              ) [ 001111111]
fm_COLS_c                                 (alloca              ) [ 001111111]
fm_ROWS_c14                               (alloca              ) [ 011111111]
fm_ROWS_c                                 (alloca              ) [ 001111111]
am_ROWS_c                                 (alloca              ) [ 011111111]
data_out                                  (alloca              ) [ 001111111]
quant_out                                 (alloca              ) [ 001111111]
fm_stream                                 (alloca              ) [ 011111111]
idx_stream                                (alloca              ) [ 011111111]
count_stream                              (alloca              ) [ 011111111]
call_ln49                                 (call                ) [ 000000000]
call_ret                                  (call                ) [ 000000000]
input_data_addr1_assign_cast_loc_channel  (extractvalue        ) [ 001000000]
input_data_addr2_assign_cast_loc_channel  (extractvalue        ) [ 001000000]
output_data_addr3_assign_cast_loc_channel (extractvalue        ) [ 001111111]
call_ln50                                 (call                ) [ 000000000]
call_ln51                                 (call                ) [ 000000000]
call_ln52                                 (call                ) [ 000000000]
empty                                     (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_53                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_54                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_55                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_56                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_57                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_58                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_59                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
empty_60                                  (specchannel         ) [ 000000000]
specinterface_ln49                        (specinterface       ) [ 000000000]
specdataflowpipeline_ln49                 (specdataflowpipeline) [ 000000000]
spectopmodule_ln3                         (spectopmodule       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
empty_61                                  (specchannel         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
empty_62                                  (specchannel         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
empty_63                                  (specchannel         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
empty_64                                  (specchannel         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
empty_65                                  (specchannel         ) [ 000000000]
specinterface_ln0                         (specinterface       ) [ 000000000]
call_ln53                                 (call                ) [ 000000000]
ret_ln54                                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sparse_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_addr1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_addr2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_data_addr3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="am_ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="am_COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fm_ROWS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fm_COLS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputs">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="quant_shift">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_shift"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="quant_mul">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_mul"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sparse_flag">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_flag"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry4_proc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_mul_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_shift_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c16_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c15_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS_c14_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_out_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_stream_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_stream_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_stream_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="quant_mul_c_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quant_mul_c/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="quant_shift_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quant_shift_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="outputs_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fm_COLS_c16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_COLS_c16/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="fm_COLS_c15_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_COLS_c15/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fm_COLS_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_COLS_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="fm_ROWS_c14_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_ROWS_c14/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="fm_ROWS_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_ROWS_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="am_ROWS_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="am_ROWS_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_out_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="quant_out_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quant_out/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fm_stream_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_stream/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="idx_stream_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_stream/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="count_stream_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_stream/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="quant_mul_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quant_mul_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="quant_shift_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quant_shift_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="outputs_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="inputs_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fm_COLS_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_COLS_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="fm_ROWS_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_ROWS_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="am_COLS_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="am_COLS_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="am_ROWS_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="am_ROWS_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="output_data_addr3_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data_addr3_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="input_data_addr2_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr2_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="input_data_addr1_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr1_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="call_ln49_entry_proc_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="0"/>
<pin id="281" dir="0" index="6" bw="32" slack="0"/>
<pin id="282" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="call_ret_Block_entry4_proc_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="81" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="32" slack="0"/>
<pin id="302" dir="0" index="4" bw="32" slack="0"/>
<pin id="303" dir="0" index="5" bw="256" slack="0"/>
<pin id="304" dir="0" index="6" bw="64" slack="0"/>
<pin id="305" dir="0" index="7" bw="8" slack="0"/>
<pin id="306" dir="0" index="8" bw="8" slack="0"/>
<pin id="307" dir="0" index="9" bw="256" slack="0"/>
<pin id="308" dir="0" index="10" bw="27" slack="0"/>
<pin id="309" dir="0" index="11" bw="27" slack="0"/>
<pin id="310" dir="0" index="12" bw="32" slack="0"/>
<pin id="311" dir="0" index="13" bw="32" slack="0"/>
<pin id="312" dir="0" index="14" bw="32" slack="0"/>
<pin id="313" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2"/>
<pin id="324" dir="0" index="2" bw="32" slack="2"/>
<pin id="325" dir="0" index="3" bw="256" slack="2"/>
<pin id="326" dir="0" index="4" bw="8" slack="2"/>
<pin id="327" dir="0" index="5" bw="8" slack="2"/>
<pin id="328" dir="0" index="6" bw="1024" slack="2"/>
<pin id="329" dir="0" index="7" bw="32" slack="2"/>
<pin id="330" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="1024" slack="4"/>
<pin id="335" dir="0" index="2" bw="32" slack="4"/>
<pin id="336" dir="0" index="3" bw="32" slack="4"/>
<pin id="337" dir="0" index="4" bw="256" slack="4"/>
<pin id="338" dir="0" index="5" bw="32" slack="4"/>
<pin id="339" dir="0" index="6" bw="32" slack="4"/>
<pin id="340" dir="0" index="7" bw="32" slack="4"/>
<pin id="341" dir="0" index="8" bw="32" slack="4"/>
<pin id="342" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="256" slack="6"/>
<pin id="347" dir="0" index="2" bw="256" slack="0"/>
<pin id="348" dir="0" index="3" bw="64" slack="6"/>
<pin id="349" dir="0" index="4" bw="27" slack="6"/>
<pin id="350" dir="0" index="5" bw="32" slack="6"/>
<pin id="351" dir="0" index="6" bw="32" slack="6"/>
<pin id="352" dir="0" index="7" bw="1" slack="0"/>
<pin id="353" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="input_data_addr1_assign_cast_loc_channel_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="81" slack="0"/>
<pin id="359" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_addr1_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="input_data_addr2_assign_cast_loc_channel_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="81" slack="0"/>
<pin id="364" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_addr2_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="output_data_addr3_assign_cast_loc_channel_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="81" slack="0"/>
<pin id="369" dir="1" index="1" bw="27" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="output_data_addr3_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="inputs_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="fm_COLS_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fm_COLS_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="fm_ROWS_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fm_ROWS_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="am_COLS_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="am_COLS_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="am_ROWS_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="am_ROWS_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="quant_mul_c_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="quant_mul_c "/>
</bind>
</comp>

<comp id="402" class="1005" name="quant_shift_c_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="quant_shift_c "/>
</bind>
</comp>

<comp id="408" class="1005" name="outputs_c_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outputs_c "/>
</bind>
</comp>

<comp id="414" class="1005" name="fm_COLS_c16_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="fm_COLS_c16 "/>
</bind>
</comp>

<comp id="420" class="1005" name="fm_COLS_c15_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fm_COLS_c15 "/>
</bind>
</comp>

<comp id="426" class="1005" name="fm_COLS_c_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="4"/>
<pin id="428" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="fm_COLS_c "/>
</bind>
</comp>

<comp id="432" class="1005" name="fm_ROWS_c14_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="fm_ROWS_c14 "/>
</bind>
</comp>

<comp id="438" class="1005" name="fm_ROWS_c_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="4"/>
<pin id="440" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="fm_ROWS_c "/>
</bind>
</comp>

<comp id="444" class="1005" name="am_ROWS_c_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="am_ROWS_c "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_out_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1024" slack="2"/>
<pin id="452" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opset="data_out "/>
</bind>
</comp>

<comp id="456" class="1005" name="quant_out_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="256" slack="4"/>
<pin id="458" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="quant_out "/>
</bind>
</comp>

<comp id="462" class="1005" name="fm_stream_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="256" slack="0"/>
<pin id="464" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="fm_stream "/>
</bind>
</comp>

<comp id="468" class="1005" name="idx_stream_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx_stream "/>
</bind>
</comp>

<comp id="474" class="1005" name="count_stream_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="count_stream "/>
</bind>
</comp>

<comp id="480" class="1005" name="input_data_addr1_assign_cast_loc_channel_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="27" slack="1"/>
<pin id="482" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr1_assign_cast_loc_channel "/>
</bind>
</comp>

<comp id="485" class="1005" name="input_data_addr2_assign_cast_loc_channel_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="27" slack="1"/>
<pin id="487" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr2_assign_cast_loc_channel "/>
</bind>
</comp>

<comp id="490" class="1005" name="output_data_addr3_assign_cast_loc_channel_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="27" slack="6"/>
<pin id="492" dir="1" index="1" bw="27" slack="6"/>
</pin_list>
<bind>
<opset="output_data_addr3_assign_cast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="220" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="214" pin="2"/><net_sink comp="274" pin=3"/></net>

<net id="286"><net_src comp="208" pin="2"/><net_sink comp="274" pin=5"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="268" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="262" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="256" pin="2"/><net_sink comp="287" pin=3"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="315"><net_src comp="250" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="316"><net_src comp="244" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="317"><net_src comp="238" pin="2"/><net_sink comp="297" pin=3"/></net>

<net id="318"><net_src comp="232" pin="2"/><net_sink comp="297" pin=4"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="297" pin=5"/></net>

<net id="320"><net_src comp="226" pin="2"/><net_sink comp="297" pin=6"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="344" pin=7"/></net>

<net id="360"><net_src comp="287" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="297" pin=10"/></net>

<net id="365"><net_src comp="287" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="297" pin=11"/></net>

<net id="370"><net_src comp="287" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="226" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="297" pin=6"/></net>

<net id="379"><net_src comp="232" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="384"><net_src comp="238" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="389"><net_src comp="244" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="394"><net_src comp="250" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="399"><net_src comp="152" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="332" pin=6"/></net>

<net id="405"><net_src comp="156" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="332" pin=5"/></net>

<net id="411"><net_src comp="160" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="417"><net_src comp="164" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="297" pin=14"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="423"><net_src comp="168" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="321" pin=7"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="429"><net_src comp="172" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="332" pin=8"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="435"><net_src comp="176" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="297" pin=13"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="441"><net_src comp="180" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="332" pin=7"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="447"><net_src comp="184" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="297" pin=12"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="453"><net_src comp="188" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="321" pin=6"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="459"><net_src comp="192" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="465"><net_src comp="196" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="297" pin=9"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="471"><net_src comp="200" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="297" pin=7"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="477"><net_src comp="204" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="297" pin=8"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="321" pin=5"/></net>

<net id="483"><net_src comp="357" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="297" pin=10"/></net>

<net id="488"><net_src comp="362" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="297" pin=11"/></net>

<net id="493"><net_src comp="367" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="344" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sparse_data | {7 8 }
	Port: sparse_flag | {7 8 }
 - Input state : 
	Port: sparse : sparse_data | {1 2 }
	Port: sparse : input_data_addr1 | {1 }
	Port: sparse : input_data_addr2 | {1 }
	Port: sparse : output_data_addr3 | {1 }
	Port: sparse : am_ROWS | {1 }
	Port: sparse : am_COLS | {1 }
	Port: sparse : fm_ROWS | {1 }
	Port: sparse : fm_COLS | {1 }
	Port: sparse : inputs | {1 }
	Port: sparse : outputs | {1 }
	Port: sparse : quant_shift | {1 }
	Port: sparse : quant_mul | {1 }
  - Chain level:
	State 1
		call_ln49 : 1
		input_data_addr1_assign_cast_loc_channel : 1
		input_data_addr2_assign_cast_loc_channel : 1
		output_data_addr3_assign_cast_loc_channel : 1
		call_ln50 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  call_ln49_entry_proc_fu_274                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               call_ret_Block_entry4_proc_fu_287              |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |      grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297     |    17   |    6    |  4.466  |   2527  |   956   |    0    |
|          | grp_mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s_fu_321 |    0    |    0    |    0    |   1737  |   1832  |    0    |
|          |     grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_s_fu_332    |    0    |   227   |  0.427  |   3545  |  17463  |    0    |
|          |     grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_344     |    0    |    3    |  0.854  |   1006  |   185   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  quant_mul_read_read_fu_208                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 quant_shift_read_read_fu_214                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   outputs_read_read_fu_220                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    inputs_read_read_fu_226                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   fm_COLS_read_read_fu_232                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   fm_ROWS_read_read_fu_238                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   am_COLS_read_read_fu_244                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   am_ROWS_read_read_fu_250                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              output_data_addr3_read_read_fu_256              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               input_data_addr2_read_read_fu_262              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               input_data_addr1_read_read_fu_268              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        input_data_addr1_assign_cast_loc_channel_fu_357       |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|        input_data_addr2_assign_cast_loc_channel_fu_362       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       output_data_addr3_assign_cast_loc_channel_fu_367       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    17   |   236   |  5.747  |   8815  |  20436  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|               am_COLS_read_reg_386              |   32   |
|                am_ROWS_c_reg_444                |   32   |
|               am_ROWS_read_reg_391              |   32   |
|               count_stream_reg_474              |    8   |
|                 data_out_reg_450                |  1024  |
|               fm_COLS_c15_reg_420               |   32   |
|               fm_COLS_c16_reg_414               |   32   |
|                fm_COLS_c_reg_426                |   32   |
|               fm_COLS_read_reg_376              |   32   |
|               fm_ROWS_c14_reg_432               |   32   |
|                fm_ROWS_c_reg_438                |   32   |
|               fm_ROWS_read_reg_381              |   32   |
|                fm_stream_reg_462                |   256  |
|                idx_stream_reg_468               |    8   |
| input_data_addr1_assign_cast_loc_channel_reg_480|   27   |
| input_data_addr2_assign_cast_loc_channel_reg_485|   27   |
|               inputs_read_reg_371               |   64   |
|output_data_addr3_assign_cast_loc_channel_reg_490|   27   |
|                outputs_c_reg_408                |   64   |
|               quant_mul_c_reg_396               |   32   |
|                quant_out_reg_456                |   256  |
|              quant_shift_c_reg_402              |   32   |
+-------------------------------------------------+--------+
|                      Total                      |  2145  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p1  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p2  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p3  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p4  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p6  |   2  |  64  |   128  ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p10 |   2  |  27  |   54   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_297 |  p11 |   2  |  27  |   54   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   492  ||  2.989  ||    63   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   17   |   236  |    5   |  8815  |  20436 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |  2145  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   17   |   236  |    8   |  10960 |  20499 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
