{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698950174439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  2 19:36:14 2023 " "Processing started: Thu Nov  2 19:36:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698950174439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950174439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ap_core -c ap_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off ap_core -c ap_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950174439 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1698950174641 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950174641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698950174715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698950174716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/apf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file apf/apf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 apf_top " "Found entity 1: apf_top" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/common.v 4 4 " "Found 4 design units, including 4 entities, in source file apf/common.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch_2 " "Found entity 1: synch_2" {  } { { "apf/common.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/common.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179994 ""} { "Info" "ISGN_ENTITY_NAME" "2 synch_3 " "Found entity 2: synch_3" {  } { { "apf/common.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/common.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179994 ""} { "Info" "ISGN_ENTITY_NAME" "3 bram_block_dp " "Found entity 3: bram_block_dp" {  } { { "apf/common.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/common.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179994 ""} { "Info" "ISGN_ENTITY_NAME" "4 bram_block_dp_nonstd " "Found entity 4: bram_block_dp_nonstd" {  } { { "apf/common.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/common.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/io_bridge_peripheral.v 1 1 " "Found 1 design units, including 1 entities, in source file apf/io_bridge_peripheral.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_bridge_peripheral " "Found entity 1: io_bridge_peripheral" {  } { { "apf/io_bridge_peripheral.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_bridge_peripheral.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/io_pad_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file apf/io_pad_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_pad_controller " "Found entity 1: io_pad_controller" {  } { { "apf/io_pad_controller.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_pad_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/mf_datatable.v 1 1 " "Found 1 design units, including 1 entities, in source file apf/mf_datatable.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_datatable " "Found entity 1: mf_datatable" {  } { { "apf/mf_datatable.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_datatable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apf/mf_ddio_bidir_12.v 1 1 " "Found 1 design units, including 1 entities, in source file apf/mf_ddio_bidir_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_ddio_bidir_12 " "Found entity 1: mf_ddio_bidir_12" {  } { { "apf/mf_ddio_bidir_12.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_ddio_bidir_12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core_top.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_top " "Found entity 1: core_top" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core_bridge_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core_bridge_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_bridge_cmd " "Found entity 1: core_bridge_cmd" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950179999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950179999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mf_pllbase.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mf_pllbase.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_pllbase " "Found entity 1: mf_pllbase" {  } { { "core/mf_pllbase.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950180000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950180000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mf_pllbase/mf_pllbase_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mf_pllbase/mf_pllbase_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_pllbase_0002 " "Found entity 1: mf_pllbase_0002" {  } { { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950180000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950180000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apf_top " "Elaborating entity \"apf_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698950180048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_ddio_bidir_12 mf_ddio_bidir_12:isco " "Elaborating entity \"mf_ddio_bidir_12\" for hierarchy \"mf_ddio_bidir_12:isco\"" {  } { { "apf/apf_top.v" "isco" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborating entity \"altddio_bidir\" for hierarchy \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "apf/mf_ddio_bidir_12.v" "ALTDDIO_BIDIR_component" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_ddio_bidir_12.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborated megafunction instantiation \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "apf/mf_ddio_bidir_12.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_ddio_bidir_12.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component " "Instantiated megafunction \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell OFF " "Parameter \"implement_input_in_lcell\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180120 ""}  } { { "apf/mf_ddio_bidir_12.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_ddio_bidir_12.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698950180120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_euo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_euo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_euo " "Found entity 1: ddio_bidir_euo" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950180146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950180146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_euo mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated " "Elaborating entity \"ddio_bidir_euo\" for hierarchy \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altddio_bidir.tdf" 116 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_pad_controller io_pad_controller:ipm " "Elaborating entity \"io_pad_controller\" for hierarchy \"io_pad_controller:ipm\"" {  } { { "apf/apf_top.v" "ipm" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch_3 io_pad_controller:ipm\|synch_3:s00 " "Elaborating entity \"synch_3\" for hierarchy \"io_pad_controller:ipm\|synch_3:s00\"" {  } { { "apf/io_pad_controller.v" "s00" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_pad_controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_bridge_peripheral io_bridge_peripheral:ibs " "Elaborating entity \"io_bridge_peripheral\" for hierarchy \"io_bridge_peripheral:ibs\"" {  } { { "apf/apf_top.v" "ibs" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_top core_top:ic " "Elaborating entity \"core_top\" for hierarchy \"core_top:ic\"" {  } { { "apf/apf_top.v" "ic" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 core_top.v(618) " "Verilog HDL assignment warning at core_top.v(618): truncated value with size 32 to match size of target (21)" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698950180257 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visible_x core_top.v(531) " "Verilog HDL or VHDL warning at core_top.v(531): object \"visible_x\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180257 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visible_y core_top.v(532) " "Verilog HDL or VHDL warning at core_top.v(532): object \"visible_y\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180257 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vidout_de_1 core_top.v(535) " "Verilog HDL or VHDL warning at core_top.v(535): object \"vidout_de_1\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180257 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vidout_hs_1 core_top.v(538) " "Verilog HDL or VHDL warning at core_top.v(538): object \"vidout_hs_1\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 538 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180257 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "square_x core_top.v(540) " "Verilog HDL or VHDL warning at core_top.v(540): object \"square_x\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180258 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "square_y core_top.v(541) " "Verilog HDL or VHDL warning at core_top.v(541): object \"square_y\" assigned a value but never read" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180258 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "core_top.v(315) " "Verilog HDL Case Statement warning at core_top.v(315): can't check case statement for completeness because the case expression has too many possible states" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 315 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1698950180258 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 core_top.v(531) " "Verilog HDL assignment warning at core_top.v(531): truncated value with size 32 to match size of target (10)" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698950180260 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 core_top.v(532) " "Verilog HDL assignment warning at core_top.v(532): truncated value with size 32 to match size of target (10)" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698950180260 "|apf_top|core_top:ic"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audgen_accum\[1..0\] 0 core_top.v(616) " "Net \"audgen_accum\[1..0\]\" at core_top.v(616) has no driver or initial value, using a default initial value '0'" {  } { { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 616 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698950180262 "|apf_top|core_top:ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_bridge_cmd core_top:ic\|core_bridge_cmd:icb " "Elaborating entity \"core_bridge_cmd\" for hierarchy \"core_top:ic\|core_bridge_cmd:icb\"" {  } { { "core/core_top.v" "icb" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "host_2C core_bridge_cmd.v(139) " "Verilog HDL or VHDL warning at core_bridge_cmd.v(139): object \"host_2C\" assigned a value but never read" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "host_4C core_bridge_cmd.v(144) " "Verilog HDL warning at core_bridge_cmd.v(144): object host_4C used but never assigned" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 144 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_40 core_bridge_cmd.v(170) " "Verilog HDL or VHDL warning at core_bridge_cmd.v(170): object \"target_40\" assigned a value but never read" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_44 core_bridge_cmd.v(171) " "Verilog HDL or VHDL warning at core_bridge_cmd.v(171): object \"target_44\" assigned a value but never read" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_48 core_bridge_cmd.v(172) " "Verilog HDL or VHDL warning at core_bridge_cmd.v(172): object \"target_48\" assigned a value but never read" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_4C core_bridge_cmd.v(173) " "Verilog HDL or VHDL warning at core_bridge_cmd.v(173): object \"target_4C\" assigned a value but never read" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698950180278 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 core_bridge_cmd.v(238) " "Verilog HDL assignment warning at core_bridge_cmd.v(238): truncated value with size 32 to match size of target (10)" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698950180279 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "core_bridge_cmd.v(241) " "Verilog HDL Case Statement warning at core_bridge_cmd.v(241): can't check case statement for completeness because the case expression has too many possible states" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 241 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1698950180291 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "core_bridge_cmd.v(276) " "Verilog HDL Case Statement warning at core_bridge_cmd.v(276): can't check case statement for completeness because the case expression has too many possible states" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 276 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1698950180295 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "host_4C 0 core_bridge_cmd.v(144) " "Net \"host_4C\" at core_bridge_cmd.v(144) has no driver or initial value, using a default initial value '0'" {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 144 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698950180313 "|apf_top|core_top:ic|core_bridge_cmd:icb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_datatable core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt " "Elaborating entity \"mf_datatable\" for hierarchy \"core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\"" {  } { { "core/core_bridge_cmd.v" "idt" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component\"" {  } { { "apf/mf_datatable.v" "altsyncram_component" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_datatable.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component\"" {  } { { "apf/mf_datatable.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_datatable.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component " "Instantiated megafunction \"core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./apf/build_id.mif " "Parameter \"init_file\" = \"./apf/build_id.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180443 ""}  } { { "apf/mf_datatable.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/mf_datatable.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698950180443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltk2 " "Found entity 1: altsyncram_ltk2" {  } { { "db/altsyncram_ltk2.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/altsyncram_ltk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698950180475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950180475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltk2 core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component\|altsyncram_ltk2:auto_generated " "Elaborating entity \"altsyncram_ltk2\" for hierarchy \"core_top:ic\|core_bridge_cmd:icb\|mf_datatable:idt\|altsyncram:altsyncram_component\|altsyncram_ltk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180475 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "253 256 0 2 2 " "253 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 223 " "Addresses ranging from 0 to 223 are not initialized" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1698950180480 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "227 255 " "Addresses ranging from 227 to 255 are not initialized" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1698950180480 ""}  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/build_id.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1698950180480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_pllbase core_top:ic\|mf_pllbase:mp1 " "Elaborating entity \"mf_pllbase\" for hierarchy \"core_top:ic\|mf_pllbase:mp1\"" {  } { { "core/core_top.v" "mp1" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_pllbase_0002 core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst " "Elaborating entity \"mf_pllbase_0002\" for hierarchy \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\"" {  } { { "core/mf_pllbase.v" "mf_pllbase_inst" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\"" {  } { { "core/mf_pllbase/mf_pllbase_0002.v" "altera_pll_i" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180512 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1698950180534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\"" {  } { { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950180544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 74.25 MHz " "Parameter \"reference_clock_frequency\" = \"74.25 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.287999 MHz " "Parameter \"output_clock_frequency0\" = \"12.287999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 12.287999 MHz " "Parameter \"output_clock_frequency1\" = \"12.287999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 20345 ps " "Parameter \"phase_shift1\" = \"20345 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 133.119993 MHz " "Parameter \"output_clock_frequency2\" = \"133.119993 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 133.119992 MHz " "Parameter \"output_clock_frequency3\" = \"133.119992 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 6573 ps " "Parameter \"phase_shift3\" = \"6573 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 133.119990 MHz " "Parameter \"output_clock_frequency4\" = \"133.119990 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 5634 ps " "Parameter \"phase_shift4\" = \"5634 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698950180544 ""}  } { { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698950180544 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } } { "core/mf_pllbase.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase.v" 28 0 0 } } { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 671 0 0 } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 472 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950180804 "|apf_top|core_top:ic|mf_pllbase:mp1|mf_pllbase_0002:mf_pllbase_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } } { "core/mf_pllbase.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase.v" 28 0 0 } } { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 671 0 0 } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 472 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950180804 "|apf_top|core_top:ic|mf_pllbase:mp1|mf_pllbase_0002:mf_pllbase_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\] " "Synthesized away node \"core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]\"" {  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "core/mf_pllbase/mf_pllbase_0002.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase/mf_pllbase_0002.v" 97 0 0 } } { "core/mf_pllbase.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/mf_pllbase.v" 28 0 0 } } { "core/core_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 671 0 0 } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 472 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950180804 "|apf_top|core_top:ic|mf_pllbase:mp1|mf_pllbase_0002:mf_pllbase_inst|altera_pll:altera_pll_i|general[4].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698950180804 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698950180804 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|core_top:ic\|core_bridge_cmd:icb\|tstate " "State machine \"\|apf_top\|core_top:ic\|core_bridge_cmd:icb\|tstate\" will be implemented as a safe state machine." {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 180 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181477 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|core_top:ic\|core_bridge_cmd:icb\|hstate " "State machine \"\|apf_top\|core_top:ic\|core_bridge_cmd:icb\|hstate\" will be implemented as a safe state machine." {  } { { "core/core_bridge_cmd.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_bridge_cmd.v" 157 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181478 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|io_bridge_peripheral:ibs\|rx_latch_idx " "State machine \"\|apf_top\|io_bridge_peripheral:ibs\|rx_latch_idx\" will be implemented as a safe state machine." {  } { { "apf/io_bridge_peripheral.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_bridge_peripheral.v" 304 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181479 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|io_bridge_peripheral:ibs\|spis " "State machine \"\|apf_top\|io_bridge_peripheral:ibs\|spis\" will be implemented as a safe state machine." {  } { { "apf/io_bridge_peripheral.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_bridge_peripheral.v" 106 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181479 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|io_bridge_peripheral:ibs\|state " "State machine \"\|apf_top\|io_bridge_peripheral:ibs\|state\" will be implemented as a safe state machine." {  } { { "apf/io_bridge_peripheral.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_bridge_peripheral.v" 86 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181480 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|io_pad_controller:ipm\|tr_state " "State machine \"\|apf_top\|io_pad_controller:ipm\|tr_state\" will be implemented as a safe state machine." {  } { { "apf/io_pad_controller.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_pad_controller.v" 223 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181481 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|apf_top\|io_pad_controller:ipm\|state " "State machine \"\|apf_top\|io_pad_controller:ipm\|state\" will be implemented as a safe state machine." {  } { { "apf/io_pad_controller.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/io_pad_controller.v" 91 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1698950181482 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698950181773 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1698950181784 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "aux_sda " "bidirectional pin \"aux_sda\" has no driver" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698950181791 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1698950181791 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "cart_tran_bank0\[4\] VCC pin " "The pin \"cart_tran_bank0\[4\]\" is fed by VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1698950181791 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "cart_tran_bank0\[5\] VCC pin " "The pin \"cart_tran_bank0\[5\]\" is fed by VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1698950181791 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "cart_tran_bank0\[6\] VCC pin " "The pin \"cart_tran_bank0\[6\]\" is fed by VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1698950181791 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "cart_tran_bank0\[7\] VCC pin " "The pin \"cart_tran_bank0\[7\]\" is fed by VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1698950181791 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "cart_tran_pin30 GND pin " "The pin \"cart_tran_pin30\" is fed by GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 77 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1698950181791 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1698950181791 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cart_tran_bank0\[4\]~synth " "Node \"cart_tran_bank0\[4\]~synth\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cart_tran_bank0\[5\]~synth " "Node \"cart_tran_bank0\[5\]~synth\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cart_tran_bank0\[6\]~synth " "Node \"cart_tran_bank0\[6\]~synth\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cart_tran_bank0\[7\]~synth " "Node \"cart_tran_bank0\[7\]~synth\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[1\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[1\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[2\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[2\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[3\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[3\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[4\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[4\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[5\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[5\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[6\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[6\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[7\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[7\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[8\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[8\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[9\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[9\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[10\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[10\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[11\] " "Node \"mf_ddio_bidir_12:isco\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[11\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:isclk\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\] " "Node \"mf_ddio_bidir_12:isclk\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[1\] " "Node \"mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[1\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\] " "Node \"mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[3\] " "Node \"mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[3\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[2\] " "Node \"mf_ddio_bidir_12:iscc\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_euo:auto_generated\|tri_buf1a\[2\]\"" {  } { { "db/ddio_bidir_euo.tdf" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/db/ddio_bidir_euo.tdf" 59 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182090 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698950182090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cart_tran_bank2_dir GND " "Pin \"cart_tran_bank2_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_tran_bank2_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "cart_tran_bank3_dir GND " "Pin \"cart_tran_bank3_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_tran_bank3_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "cart_tran_bank1_dir GND " "Pin \"cart_tran_bank1_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_tran_bank1_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "cart_tran_bank0_dir VCC " "Pin \"cart_tran_bank0_dir\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_tran_bank0_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "cart_pin30_pwroff_reset GND " "Pin \"cart_pin30_pwroff_reset\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_pin30_pwroff_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "cart_tran_pin31_dir GND " "Pin \"cart_tran_pin31_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cart_tran_pin31_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_ir_tx GND " "Pin \"port_ir_tx\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_ir_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_ir_rx_disable VCC " "Pin \"port_ir_rx_disable\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_ir_rx_disable"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_tran_si_dir GND " "Pin \"port_tran_si_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_tran_si_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_tran_so_dir GND " "Pin \"port_tran_so_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_tran_so_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_tran_sck_dir GND " "Pin \"port_tran_sck_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_tran_sck_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_tran_sd_dir GND " "Pin \"port_tran_sd_dir\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|port_tran_sd_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "scal_auddac GND " "Pin \"scal_auddac\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|scal_auddac"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[16\] GND " "Pin \"cram0_a\[16\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[17\] GND " "Pin \"cram0_a\[17\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[18\] GND " "Pin \"cram0_a\[18\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[19\] GND " "Pin \"cram0_a\[19\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[20\] GND " "Pin \"cram0_a\[20\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_a\[21\] GND " "Pin \"cram0_a\[21\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_a[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_clk GND " "Pin \"cram0_clk\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_adv_n VCC " "Pin \"cram0_adv_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_adv_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_cre GND " "Pin \"cram0_cre\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_cre"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_ce0_n VCC " "Pin \"cram0_ce0_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_ce0_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_ce1_n VCC " "Pin \"cram0_ce1_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_ce1_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_oe_n VCC " "Pin \"cram0_oe_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_we_n VCC " "Pin \"cram0_we_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_ub_n VCC " "Pin \"cram0_ub_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram0_lb_n VCC " "Pin \"cram0_lb_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram0_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[16\] GND " "Pin \"cram1_a\[16\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[17\] GND " "Pin \"cram1_a\[17\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[18\] GND " "Pin \"cram1_a\[18\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[19\] GND " "Pin \"cram1_a\[19\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[20\] GND " "Pin \"cram1_a\[20\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_a\[21\] GND " "Pin \"cram1_a\[21\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_a[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_clk GND " "Pin \"cram1_clk\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_adv_n VCC " "Pin \"cram1_adv_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_adv_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_cre GND " "Pin \"cram1_cre\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_cre"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_ce0_n VCC " "Pin \"cram1_ce0_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_ce0_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_ce1_n VCC " "Pin \"cram1_ce1_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_ce1_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_oe_n VCC " "Pin \"cram1_oe_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_we_n VCC " "Pin \"cram1_we_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_ub_n VCC " "Pin \"cram1_ub_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cram1_lb_n VCC " "Pin \"cram1_lb_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|cram1_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[0\] GND " "Pin \"dram_a\[0\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[1\] GND " "Pin \"dram_a\[1\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[2\] GND " "Pin \"dram_a\[2\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[3\] GND " "Pin \"dram_a\[3\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[4\] GND " "Pin \"dram_a\[4\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[5\] GND " "Pin \"dram_a\[5\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[6\] GND " "Pin \"dram_a\[6\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[7\] GND " "Pin \"dram_a\[7\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[8\] GND " "Pin \"dram_a\[8\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[9\] GND " "Pin \"dram_a\[9\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[10\] GND " "Pin \"dram_a\[10\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[11\] GND " "Pin \"dram_a\[11\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[12\] GND " "Pin \"dram_a\[12\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[0\] GND " "Pin \"dram_ba\[0\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[1\] GND " "Pin \"dram_ba\[1\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[0\] GND " "Pin \"dram_dqm\[0\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[1\] GND " "Pin \"dram_dqm\[1\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_clk GND " "Pin \"dram_clk\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke GND " "Pin \"dram_cke\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ras_n VCC " "Pin \"dram_ras_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cas_n VCC " "Pin \"dram_cas_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_we_n VCC " "Pin \"dram_we_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|dram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[0\] GND " "Pin \"sram_a\[0\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[1\] GND " "Pin \"sram_a\[1\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[2\] GND " "Pin \"sram_a\[2\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[3\] GND " "Pin \"sram_a\[3\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[4\] GND " "Pin \"sram_a\[4\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[5\] GND " "Pin \"sram_a\[5\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[6\] GND " "Pin \"sram_a\[6\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[7\] GND " "Pin \"sram_a\[7\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[8\] GND " "Pin \"sram_a\[8\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[9\] GND " "Pin \"sram_a\[9\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[10\] GND " "Pin \"sram_a\[10\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[11\] GND " "Pin \"sram_a\[11\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[12\] GND " "Pin \"sram_a\[12\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[13\] GND " "Pin \"sram_a\[13\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[14\] GND " "Pin \"sram_a\[14\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[15\] GND " "Pin \"sram_a\[15\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[16\] GND " "Pin \"sram_a\[16\]\" is stuck at GND" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_a[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe_n VCC " "Pin \"sram_oe_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n VCC " "Pin \"sram_ub_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n VCC " "Pin \"sram_lb_n\" is stuck at VCC" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698950182092 "|apf_top|sram_lb_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698950182092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698950182201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698950182700 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core_top:ic\|audgen_sclk " "Logic cell \"core_top:ic\|audgen_sclk\"" {  } { { "core/core_top.v" "audgen_sclk" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_top.v" 629 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950182709 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1698950182709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "72 17 2 0 0 " "Adding 72 node(s), including 17 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698950182960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698950182960 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1698950183057 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1698950183057 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1698950183071 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1698950183071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_74b " "No output dependent on input pin \"clk_74b\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|clk_74b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_ir_rx " "No output dependent on input pin \"port_ir_rx\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|port_ir_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "scal_audadc " "No output dependent on input pin \"scal_audadc\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|scal_audadc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cram0_wait " "No output dependent on input pin \"cram0_wait\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|cram0_wait"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cram1_wait " "No output dependent on input pin \"cram1_wait\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|cram1_wait"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vblank " "No output dependent on input pin \"vblank\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|vblank"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dbg_rx " "No output dependent on input pin \"dbg_rx\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|dbg_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user2 " "No output dependent on input pin \"user2\"" {  } { { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698950183132 "|apf_top|user2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698950183132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1216 " "Implemented 1216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698950183135 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698950183135 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "121 " "Implemented 121 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698950183135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "941 " "Implemented 941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698950183135 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698950183135 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698950183135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698950183135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698950183149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  2 19:36:23 2023 " "Processing ended: Thu Nov  2 19:36:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698950183149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698950183149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698950183149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698950183149 ""}
