{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@67:85@HdlStmIf", "          rd_count[AW-1:0]<= rd_count[AW-1:0] - 'd1;\n       end\n\n   //Empty register to account for RAM output register  \n   generate\n      if(REG)\n\tbegin\n\t   reg empty_reg;\t   \n\t   always @ (posedge clk)\n\t     empty_reg <= fifo_empty;\n\t   assign empty= empty_reg;\n\tend\n      else\n\tassign empty= fifo_empty;\n   endgenerate\n\n   \n   // GENERIC DUAL PORTED MEMORY\n   oh_memory_dp \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[77, "\t   assign empty= empty_reg;\n"], [80, "\tassign empty= fifo_empty;\n"]], "Add": [[77, "\t   assign empty = empty_reg;\n"], [80, "\tassign empty = fifo_empty;\n"]]}}