$date
	Sun Oct 23 00:00:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#919611
b1001 !
1"
#919614
b1001 &
b1001 %
1$
#919615
0"
#919618
b11100 &
b11100 %
#919622
b1110 &
b1110 %
#919626
b111 &
b111 %
#919630
b10110 &
b10110 %
#919634
b1011 &
b1011 %
#919638
b100010 &
b100010 %
#919642
b10001 &
b10001 %
#919646
b110100 &
b110100 %
#919650
b11010 &
b11010 %
#919654
b1101 &
b1101 %
#919658
b101000 &
b101000 %
#919662
b10100 &
b10100 %
#919666
b1010 &
b1010 %
#919670
b101 &
b101 %
#919674
b10000 &
b10000 %
#919678
b1000 &
b1000 %
#919682
b100 &
b100 %
#919686
b10 &
b10 %
#919690
b1 &
b1 %
1#
#919694
b0 &
0#
b0 %
0$
#1911138
b11101 &
b11101 %
1$
b11101 !
1"
#1911139
0"
#1911142
b1011000 &
b1011000 %
#1911146
b101100 &
b101100 %
#1911150
b10110 &
b10110 %
#1911154
b1011 &
b1011 %
#1911158
b100010 &
b100010 %
#1911162
b10001 &
b10001 %
#1911166
b110100 &
b110100 %
#1911170
b11010 &
b11010 %
#1911174
b1101 &
b1101 %
#1911178
b101000 &
b101000 %
#1911182
b10100 &
b10100 %
#1911186
b1010 &
b1010 %
#1911190
b101 &
b101 %
#1911194
b10000 &
b10000 %
#1911198
b1000 &
b1000 %
#1911202
b100 &
b100 %
#1911206
b10 &
b10 %
#1911210
b1 &
b1 %
1#
#1911214
b0 &
0#
b0 %
0$
#2927102
b1001 &
b1001 %
1$
b1001 !
1"
#2927103
0"
#2927106
b11100 &
b11100 %
#2927110
b1110 &
b1110 %
#2927114
b111 &
b111 %
#2927118
b10110 &
b10110 %
#2927122
b1011 &
b1011 %
#2927126
b100010 &
b100010 %
#2927130
b10001 &
b10001 %
#2927134
b110100 &
b110100 %
#2927138
b11010 &
b11010 %
#2927142
b1101 &
b1101 %
#2927146
b101000 &
b101000 %
#2927150
b10100 &
b10100 %
#2927154
b1010 &
b1010 %
#2927158
b101 &
b101 %
#2927162
b10000 &
b10000 %
#2927166
b1000 &
b1000 %
#2927170
b100 &
b100 %
#2927174
b10 &
b10 %
#2927178
b1 &
b1 %
1#
#2927182
b0 &
0#
b0 %
0$
#4500012
