/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 360 248 704 392)
	(text "memory_manager" (rect 5 0 94 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data[WIDTH-1..0]" (rect 0 0 87 12)(font "Arial" ))
		(text "data[WIDTH-1..0]" (rect 21 27 108 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "address[ADDR_SPACE-1..0]" (rect 0 0 142 12)(font "Arial" ))
		(text "address[ADDR_SPACE-1..0]" (rect 21 43 163 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wren_in" (rect 0 0 36 12)(font "Arial" ))
		(text "wren_in" (rect 21 59 57 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 75 35 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 344 32)
		(output)
		(text "core_data[WIDTH-1..0]" (rect 0 0 114 12)(font "Arial" ))
		(text "core_data[WIDTH-1..0]" (rect 227 27 341 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32)(line_width 3))
	)
	(port
		(pt 344 48)
		(output)
		(text "core_address[WIDTH-1..0]" (rect 0 0 132 12)(font "Arial" ))
		(text "core_address[WIDTH-1..0]" (rect 212 43 344 55)(font "Arial" ))
		(line (pt 344 48)(pt 328 48)(line_width 3))
	)
	(port
		(pt 344 64)
		(output)
		(text "wren_out" (rect 0 0 43 12)(font "Arial" ))
		(text "wren_out" (rect 287 59 330 71)(font "Arial" ))
		(line (pt 344 64)(pt 328 64))
	)
	(port
		(pt 344 80)
		(output)
		(text "reg_en[NUM_REGS-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "reg_en[NUM_REGS-1..0]" (rect 219 75 342 87)(font "Arial" ))
		(line (pt 344 80)(pt 328 80)(line_width 3))
	)
	(port
		(pt 344 96)
		(output)
		(text "core_en[NUM_CORES-1..0]" (rect 0 0 138 12)(font "Arial" ))
		(text "core_en[NUM_CORES-1..0]" (rect 207 91 345 103)(font "Arial" ))
		(line (pt 344 96)(pt 328 96)(line_width 3))
	)
	(parameter
		"WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_SPACE"
		"22"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_CORES"
		"64"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_REGS"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGS_CODIND"
		"3"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CORE_CODIND"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 328 128))
	)
	(annotation_block (parameter)(rect 704 112 904 248))
)
