
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s

#FAULT COVERAGE RESULTS :
#number of test vectors = 180
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1059
#total gate fault coverage = 50.33%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1053
#equivalent gate fault coverage = 52.60%

T'100110011110111100111100000000111010101100100110111101100000 1'
T'100001100100111100001000000101011010101100110010011100000000 0'
T'111100011011001011011111101011000101001100000111011010100000 1'
T'111110001110001101101111011100011010011100100110010100001111 1'
T'111101011001001110111000011110110101011101011000011110011111 1'
T'010111111001101100001000100011110101011001011010011101000001 1'
T'111111110111111111111111101111110111111110101111011101111100 1'
T'010011111010011100111010111101010110011111101100011101000110 1'
T'110110100010101101001110110000110011001001110111010000100100 0'
T'111111110000100001101111010001001010001001101111011000010110 1'
T'110010101100001010100000010011010100000110001101010000000101 1'
T'111001001001001100100101000100100100000010001001110000011000 1'
T'111111111111011111111111001111110111101111101111110001111101 1'
T'111010000110110010001000100010110110000110101101010000101010 1'
T'011011100100111000001100011010111101101010101110010000101101 0'
T'111111010010101001101110010100100000000001001110010001110001 1'
T'011001000001111111001110111101100010111101011100011000011101 0'
T'001010111001010111110000110110100010110101111110100101010000 1'
T'111111101111111111111111011111110110111110111111011111111110 1'
T'111111111110111111111111111110111111111111111111001100111100 0'
T'101101011101110110110110010001110100001010010111000110001101 1'
T'111111110110111111111111111001111110111111111111101100111101 1'
T'111111111111111111111110111111110111110110111111111111111100 1'
T'111111111110111111111111111101111111111111111111101101111001 0'
T'111111111110111111111111111011111111111111111111111101101101 0'
T'111111111110111111111111110111111111111111111111111101011100 0'
T'111111011111111011111111110111111111111111111111111100111100 0'
T'111111110110111111111111111001111110111111111111101100111100 1'
T'000111111010101111101001110001000100001011011100011101000001 1'
T'000110111010110101111100010001110011111010001011101111100001 1'
T'110111111111111111111111011111110111101111011111111111111111 1'
T'101110110110101111010010011111010010011010101000001011001000 1'
T'000000000001110100000000000110011101001000111101011011000010 0'
T'111111101111111111111111101111111111111111101111101111111100 1'
T'111111101111111111111101111111111111111101111111111111111111 1'
T'011101011110000110101011000110111000011000000011101010001001 1'
T'110111111111111111111111111111110011111011111111001111111110 1'
T'101111111110101000100111101110000001011010001000000011011000 1'
T'100011101111100110111000000111011001101111011001000011010111 1'
T'011010010110100011100101011111011000101000100110000010101010 0'
T'000101111100111111110111110011110010101010001111000110101110 1'
T'111111101111110111111111101111111111111111101111111111110101 1'
T'101101011111101001100010001010010010101100010101111011101110 1'
T'011111111001011101101100000000001000101101100000011111001100 1'
T'111111111111111011111111001111110111101111011111111111111110 1'
T'101110010110001101010010000000000001001000010001101011011100 1'
T'111111111111111111111111111111110111110011111111101111111101 1'
T'101010010010100000110100001010101110011111011101100001100010 1'
T'111011010110111100101001100001001111101011101011100001101000 1'
T'011010010010110110010101010100100101101110101111101010001000 1'
T'000110110010100011101110010001110001001010001100100010001101 0'
T'010000010100101100000100100000110001101010001010001001011001 1'
T'001100100000100111100010010100101101001011011011101000000001 1'
T'001011110010100010000001101000101100000100000101001001100101 0'
T'001100000100111001000011110001000001001101001111000001011101 0'
T'010111100101010000101101000101111011100000110011001001010101 0'
T'011110110101011110111100001001100100001100101000001001101001 1'
T'000100111110000000000110001011010100000111000110001001110101 0'
T'011101000000010001010111111001100001110011010000001001001101 0'
T'001111010000101101010110111000001100111011000010010011001010 1'
T'100000110100111001110010110000001010011100010111111000011001 1'
T'110100100101100101101110100010000000001111111011000001111000 1'
T'111111110110111111111111111111111111111111111111000001101111 1'
T'111100010100101101011011101010100101010110111100000000000100 0'
T'001111111100011001111010101001110101101111010110000000000011 0'
T'000000000110110001000011000010101101111111111010101100010001 1'
T'000110100101011111010101000101011000100001110010100101010100 1'
T'000110010111000010001001000110110000000111110101000101010001 0'
T'011100000000110011100101011010001001101110100111000000110001 0'
T'111111111111011111111100111111110101111111111111101101111101 1'
T'011011101101010000000001101000110001010110111000000100000001 0'
T'110111111111111111111111111111110111110011111111001111111111 1'
T'111110010100100010011010000101101110110111001100100110010100 1'
T'011111010110100101000110110100100010111100111010000100101000 1'
T'100101111110110100100011000100110111111111011011100011101001 1'
T'101101010100101110111101000100011001111011101110001101111000 1'
T'101101110100101000000001011100000100001111011110100100000001 1'
T'111101111101011101010010000110110010111100001111001111110101 1'
T'001101010110111000011101010000000001001010010100101101001101 1'
T'011100010100111000100110000001000000011000010101101100100101 1'
T'101110111100110001011000010000000101101100001011001111110001 1'
T'011101010110100010101100000000011011011101001110001100010000 1'
T'101111010110111101110001100011100101111000101000100101010001 1'
T'101101011110010100111100110101000111001010011001001111111000 1'
T'000111100010111101101110101100111010101101110111100001101001 1'
T'110011110010101010101110000101001110000101000100100001001111 1'
T'110000110010101101010001011010101101000100011011100001011011 0'
T'110010000000101111111011000100011110110010011011100001000111 0'
T'000111110010011110111010110101111110010110001000100001110001 0'
T'101011001101100011001111101000100001010001000111001001101101 1'
T'111110011101111111111101001010110001000111011100010110101010 1'
T'101110111100101010110011000100000110000101011000100111010110 1'
T'001100101110101100000010101001110101011110000100100100010101 0'
T'111111010000111110001101001111010100000101001101100111010110 1'
T'011110110110110101001110011110100011100011000111110010001010 1'
T'100100100111101100100101001110001110111101011011001001100101 0'
T'011110110110110101011110111111101011110100001101000000111100 0'
T'011111100111101100010101111100101110010110100101001000110010 1'
T'100011100101101001010011011111111010110111001011000000100111 1'
T'111111110011111111111111101111111111111111101111101111111101 1'
T'011110111001101111100000000000010000101010000000111010111001 1'
T'111101111100100101001100100011010110101010111001100011111101 1'
T'101101011101111101010110100110000001111011100010101110100001 1'
T'010101110111100011000001000011010110110100011000001001111000 1'
T'001111110110100011010111011111110100010001011010001010111010 0'
T'000111101011100111010110100001010010101101010110011000011101 0'
T'001111111011011110111011000000000111100100011011101010001110 1'
T'001101111010011111110110001111100010000101010010111010001110 1'
T'100111111000001110001010111111111100111001001111001100101011 1'
T'111100010111010100110010100011011110001010001010001011111100 1'
T'000110110111101001000000100000010101011010000011001110010101 1'
T'011110110101001110010110000101010111000110001100101011100010 1'
T'111110110111011111001011010101110000111010010011001111001101 1'
T'111000000010001001100000001101011000010010001010001110111000 0'
T'110101001101011101010011011011001011011101010000101100001001 1'
T'100001111001100000100101100000100010010100111111101111011010 1'
T'101100001011111101110010001111100100100001101111000010010101 1'
T'100000100000100100110101011101011000111010110010000110011101 1'
T'111111011001100111101001110000101001010000111100100000110001 1'
T'111110010010000000011010000000110101110011001000001100110010 1'
T'011100101011010111111011110000111000010101000011000100001100 1'
T'001110110101010001000110100111011101011101100011100111101101 1'
T'110111111100110100100101101000010100111001110111101101011111 1'
T'000110111000010100000101011000011111101101101001000010010101 0'
T'111000111011111011000111010010111100111111000111010101010010 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 125
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1059
#total gate fault coverage = 50.33%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1053
#equivalent gate fault coverage = 52.60%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 2.2s 2.2s
