Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 30 15:01:59 2024
| Host         : r434-25-122 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.440        0.000                      0                  677        0.046        0.000                      0                  677       49.500        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                90.440        0.000                      0                  677        0.046        0.000                      0                  677       49.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       90.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.440ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 3.923ns (41.386%)  route 5.556ns (58.614%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 r  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.832    14.813    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT4 (Prop_lut4_I2_O)        0.307    15.120 r  booth_Th/stg4/opR[2][0]_i_1/O
                         net (fo=1, routed)           0.000    15.120    booth_Th_n_8
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][0]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.029   105.560    opR_reg[2][0]
  -------------------------------------------------------------------
                         required time                        105.560    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 90.440    

Slack (MET) :             90.442ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 3.923ns (41.386%)  route 5.556ns (58.614%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 r  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.832    14.813    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT3 (Prop_lut3_I0_O)        0.307    15.120 r  booth_Th/stg4/opR[2][3]_i_1/O
                         net (fo=1, routed)           0.000    15.120    booth_Th_n_5
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][3]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.031   105.562    opR_reg[2][3]
  -------------------------------------------------------------------
                         required time                        105.562    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 90.442    

Slack (MET) :             90.443ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.923ns (41.391%)  route 5.555ns (58.609%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 r  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.831    14.812    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT4 (Prop_lut4_I1_O)        0.307    15.119 r  booth_Th/stg4/opR[2][1]_i_1/O
                         net (fo=1, routed)           0.000    15.119    booth_Th_n_7
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][1]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.031   105.562    opR_reg[2][1]
  -------------------------------------------------------------------
                         required time                        105.562    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 90.443    

Slack (MET) :             90.456ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 3.953ns (41.571%)  route 5.556ns (58.429%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 r  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.832    14.813    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT3 (Prop_lut3_I0_O)        0.337    15.150 r  booth_Th/stg4/opR[2][6]_i_1/O
                         net (fo=1, routed)           0.000    15.150    gtOp__0
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][6]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.075   105.606    opR_reg[2][6]
  -------------------------------------------------------------------
                         required time                        105.606    
                         arrival time                         -15.150    
  -------------------------------------------------------------------
                         slack                                 90.456    

Slack (MET) :             90.458ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 3.951ns (41.559%)  route 5.556ns (58.441%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 f  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.832    14.813    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT3 (Prop_lut3_I2_O)        0.335    15.148 r  booth_Th/stg4/opR[2][5]_i_1/O
                         net (fo=1, routed)           0.000    15.148    booth_Th_n_4
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][5]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.075   105.606    opR_reg[2][5]
  -------------------------------------------------------------------
                         required time                        105.606    
                         arrival time                         -15.148    
  -------------------------------------------------------------------
                         slack                                 90.458    

Slack (MET) :             90.459ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 3.951ns (41.563%)  route 5.555ns (58.437%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 105.172 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    13.667 r  booth_Th/stg4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.667    booth_Th/stg4/plusOp_carry__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.982 f  booth_Th/stg4/plusOp_carry__1/O[3]
                         net (fo=6, routed)           0.831    14.812    booth_Th/stg4/plusOp_carry__1_n_4
    SLICE_X109Y32        LUT4 (Prop_lut4_I1_O)        0.335    15.147 r  booth_Th/stg4/opR[2][2]_i_1/O
                         net (fo=1, routed)           0.000    15.147    booth_Th_n_6
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.689   105.172    clk_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  opR_reg[2][2]/C
                         clock pessimism              0.394   105.566    
                         clock uncertainty           -0.035   105.531    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.075   105.606    opR_reg[2][2]
  -------------------------------------------------------------------
                         required time                        105.606    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 90.459    

Slack (MET) :             90.780ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 3.698ns (40.077%)  route 5.529ns (59.923%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    13.757 r  booth_Th/stg4/plusOp_carry__0/O[3]
                         net (fo=6, routed)           0.805    14.562    booth_Th/stg4/plusOp_carry__0_n_4
    SLICE_X112Y29        LUT3 (Prop_lut3_I0_O)        0.307    14.869 r  booth_Th/stg4/opR[1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.869    booth_Th_n_11
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.688   105.171    clk_IBUF_BUFG
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][3]/C
                         clock pessimism              0.434   105.605    
                         clock uncertainty           -0.035   105.570    
    SLICE_X112Y29        FDRE (Setup_fdre_C_D)        0.079   105.649    opR_reg[1][3]
  -------------------------------------------------------------------
                         required time                        105.649    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                 90.780    

Slack (MET) :             90.790ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 3.727ns (40.264%)  route 5.529ns (59.736%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    13.757 r  booth_Th/stg4/plusOp_carry__0/O[3]
                         net (fo=6, routed)           0.805    14.562    booth_Th/stg4/plusOp_carry__0_n_4
    SLICE_X112Y29        LUT3 (Prop_lut3_I0_O)        0.336    14.898 r  booth_Th/stg4/opR[1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.898    booth_Th_n_9
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.688   105.171    clk_IBUF_BUFG
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][6]/C
                         clock pessimism              0.434   105.605    
                         clock uncertainty           -0.035   105.570    
    SLICE_X112Y29        FDRE (Setup_fdre_C_D)        0.118   105.688    opR_reg[1][6]
  -------------------------------------------------------------------
                         required time                        105.688    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                 90.790    

Slack (MET) :             90.965ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 3.698ns (40.903%)  route 5.343ns (59.097%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    13.757 r  booth_Th/stg4/plusOp_carry__0/O[3]
                         net (fo=6, routed)           0.618    14.375    booth_Th/stg4/plusOp_carry__0_n_4
    SLICE_X112Y29        LUT4 (Prop_lut4_I2_O)        0.307    14.682 r  booth_Th/stg4/opR[1][0]_i_1/O
                         net (fo=1, routed)           0.000    14.682    booth_Th_n_14
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.688   105.171    clk_IBUF_BUFG
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][0]/C
                         clock pessimism              0.434   105.605    
                         clock uncertainty           -0.035   105.570    
    SLICE_X112Y29        FDRE (Setup_fdre_C_D)        0.077   105.647    opR_reg[1][0]
  -------------------------------------------------------------------
                         required time                        105.647    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 90.965    

Slack (MET) :             90.972ns  (required time - arrival time)
  Source:                 dataAs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opR_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 3.698ns (40.917%)  route 5.340ns (59.083%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  dataAs_reg[1]/Q
                         net (fo=29, routed)          2.183     8.343    booth_Th/stg2/Q[1]
    SLICE_X110Y30        LUT4 (Prop_lut4_I1_O)        0.124     8.467 r  booth_Th/stg2/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     8.467    booth_Th/stg2/plusOp_carry_i_8_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.047 r  booth_Th/stg2/plusOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.810     9.857    booth_Th/stg2/A[2]
    SLICE_X113Y30        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    10.433 r  booth_Th/stg2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.433    booth_Th/stg2/plusOp_carry_n_0
    SLICE_X113Y31        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.655 r  booth_Th/stg2/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.789    11.444    booth_Th/stg3/plusOp_carry__0_0[0]
    SLICE_X111Y31        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    12.026 r  booth_Th/stg3/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.942    12.968    booth_Th/stg4/opR_reg[1][3][1]
    SLICE_X112Y31        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    13.757 r  booth_Th/stg4/plusOp_carry__0/O[3]
                         net (fo=6, routed)           0.615    14.372    booth_Th/stg4/plusOp_carry__0_n_4
    SLICE_X112Y29        LUT4 (Prop_lut4_I1_O)        0.307    14.679 r  booth_Th/stg4/opR[1][1]_i_1/O
                         net (fo=1, routed)           0.000    14.679    booth_Th_n_13
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.688   105.171    clk_IBUF_BUFG
    SLICE_X112Y29        FDRE                                         r  opR_reg[1][1]/C
                         clock pessimism              0.434   105.605    
                         clock uncertainty           -0.035   105.570    
    SLICE_X112Y29        FDRE (Setup_fdre_C_D)        0.081   105.651    opR_reg[1][1]
  -------------------------------------------------------------------
                         required time                        105.651    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                 90.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.803%)  route 0.148ns (51.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.604     1.551    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y30        FDRE                                         r  Comp_th/Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  Comp_th/Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.148     1.840    Comp_th/Example/char_lib_comp/Q[6]
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.917     2.112    Comp_th/Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.793    Comp_th/Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.504%)  route 0.207ns (59.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.604     1.551    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y30        FDRE                                         r  Comp_th/Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  Comp_th/Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.207     1.899    Comp_th/Example/char_lib_comp/Q[3]
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.917     2.112    Comp_th/Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.793    Comp_th/Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_sdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/spi_comp/shift_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.607     1.554    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y33        FDRE                                         r  Comp_th/Example/temp_sdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Comp_th/Example/temp_sdata_reg[7]/Q
                         net (fo=1, routed)           0.080     1.775    Comp_th/Example/spi_comp/sdata[7]
    SLICE_X104Y33        LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  Comp_th/Example/spi_comp/shift_register[7]_i_2/O
                         net (fo=1, routed)           0.000     1.820    Comp_th/Example/spi_comp/shift_register[7]_i_2_n_0
    SLICE_X104Y33        FDRE                                         r  Comp_th/Example/spi_comp/shift_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.875     2.069    Comp_th/Example/spi_comp/clk_IBUF_BUFG
    SLICE_X104Y33        FDRE                                         r  Comp_th/Example/spi_comp/shift_register_reg[7]/C
                         clock pessimism             -0.502     1.567    
    SLICE_X104Y33        FDRE (Hold_fdre_C_D)         0.121     1.688    Comp_th/Example/spi_comp/shift_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_sdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/spi_comp/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.607     1.554    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y33        FDRE                                         r  Comp_th/Example/temp_sdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Comp_th/Example/temp_sdata_reg[2]/Q
                         net (fo=1, routed)           0.087     1.782    Comp_th/Example/spi_comp/sdata[2]
    SLICE_X104Y33        LUT3 (Prop_lut3_I0_O)        0.048     1.830 r  Comp_th/Example/spi_comp/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Comp_th/Example/spi_comp/shift_register[2]_i_1_n_0
    SLICE_X104Y33        FDRE                                         r  Comp_th/Example/spi_comp/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.875     2.069    Comp_th/Example/spi_comp/clk_IBUF_BUFG
    SLICE_X104Y33        FDRE                                         r  Comp_th/Example/spi_comp/shift_register_reg[2]/C
                         clock pessimism             -0.502     1.567    
    SLICE_X104Y33        FDRE (Hold_fdre_C_D)         0.131     1.698    Comp_th/Example/spi_comp/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Comp_th/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.608     1.555    Comp_th/clk_IBUF_BUFG
    SLICE_X105Y36        FDSE                                         r  Comp_th/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDSE (Prop_fdse_C_Q)         0.141     1.696 r  Comp_th/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.068     1.764    Comp_th/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X105Y36        FDRE                                         r  Comp_th/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.877     2.071    Comp_th/clk_IBUF_BUFG
    SLICE_X105Y36        FDRE                                         r  Comp_th/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.516     1.555    
    SLICE_X105Y36        FDRE (Hold_fdre_C_D)         0.075     1.630    Comp_th/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Comp_th/Initialize/after_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Initialize/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.638     1.585    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X107Y42        FDRE                                         r  Comp_th/Initialize/after_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y42        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  Comp_th/Initialize/after_state_reg[2]/Q
                         net (fo=2, routed)           0.070     1.795    Comp_th/Initialize/after_state[2]
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  Comp_th/Initialize/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    Comp_th/Initialize/current_state[2]_i_1_n_0
    SLICE_X106Y42        FDSE                                         r  Comp_th/Initialize/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.909     2.103    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X106Y42        FDSE                                         r  Comp_th/Initialize/current_state_reg[2]/C
                         clock pessimism             -0.505     1.598    
    SLICE_X106Y42        FDSE (Hold_fdse_C_D)         0.091     1.689    Comp_th/Initialize/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.451%)  route 0.214ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.604     1.551    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y30        FDRE                                         r  Comp_th/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.128     1.679 r  Comp_th/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.214     1.893    Comp_th/Example/char_lib_comp/Q[8]
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.917     2.112    Comp_th/Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.740    Comp_th/Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Bval_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opB_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.058%)  route 0.111ns (36.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.632     1.579    clk_IBUF_BUFG
    SLICE_X109Y31        FDRE                                         r  Bval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141     1.720 f  Bval_reg[2]/Q
                         net (fo=6, routed)           0.111     1.831    Bval_reg_n_0_[2]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.049     1.880 r  opB[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    opB[0][5]_i_1_n_0
    SLICE_X108Y31        FDRE                                         r  opB_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.901     2.095    clk_IBUF_BUFG
    SLICE_X108Y31        FDRE                                         r  opB_reg[0][5]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X108Y31        FDRE (Hold_fdre_C_D)         0.131     1.723    opB_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Bval_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            opB_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.561%)  route 0.111ns (37.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.632     1.579    clk_IBUF_BUFG
    SLICE_X109Y31        FDRE                                         r  Bval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141     1.720 f  Bval_reg[2]/Q
                         net (fo=6, routed)           0.111     1.831    Bval_reg_n_0_[2]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  opB[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    opB[0][3]_i_1_n_0
    SLICE_X108Y31        FDRE                                         r  opB_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.901     2.095    clk_IBUF_BUFG
    SLICE_X108Y31        FDRE                                         r  opB_reg[0][3]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X108Y31        FDRE (Hold_fdre_C_D)         0.121     1.713    opB_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Comp_th/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.688%)  route 0.265ns (65.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.604     1.551    Comp_th/Example/clk_IBUF_BUFG
    SLICE_X105Y30        FDRE                                         r  Comp_th/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  Comp_th/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.265     1.957    Comp_th/Example/char_lib_comp/Q[5]
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.917     2.112    Comp_th/Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X5Y12         RAMB18E1                                     r  Comp_th/Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.793    Comp_th/Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X5Y12   Comp_th/Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X111Y29  Aval_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X111Y28  Aval_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X112Y30  Aval_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X111Y29  Aval_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X112Y30  Aval_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y31  Aval_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X112Y37  Aval_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X111Y28  Aval_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y28  Aval_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y28  Aval_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y28  Aval_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y28  Aval_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X111Y29  Aval_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y30  Aval_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Comp_th/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 4.553ns (42.843%)  route 6.074ns (57.157%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.795     5.557    Comp_th/clk_IBUF_BUFG
    SLICE_X105Y36        FDRE                                         r  Comp_th/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.419     5.976 r  Comp_th/FSM_onehot_current_state_reg[1]/Q
                         net (fo=7, routed)           1.047     7.023    Comp_th/Initialize/spi_comp/Q[0]
    SLICE_X105Y35        LUT3 (Prop_lut3_I1_O)        0.327     7.350 r  Comp_th/Initialize/spi_comp/oled_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.028    12.378    oled_sclk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         3.807    16.185 r  oled_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.185    oled_sclk
    AB12                                                              r  oled_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.325ns (41.520%)  route 6.091ns (58.480%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.795     5.557    Comp_th/clk_IBUF_BUFG
    SLICE_X105Y36        FDRE                                         r  Comp_th/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.419     5.976 r  Comp_th/FSM_onehot_current_state_reg[1]/Q
                         net (fo=7, routed)           1.047     7.023    Comp_th/Initialize/spi_comp/Q[0]
    SLICE_X105Y35        LUT3 (Prop_lut3_I1_O)        0.299     7.322 r  Comp_th/Initialize/spi_comp/oled_sdin_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.045    12.367    oled_sdin_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         3.607    15.974 r  oled_sdin_OBUF_inst/O
                         net (fo=0)                   0.000    15.974    oled_sdin
    AA12                                                              r  oled_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 4.257ns (41.820%)  route 5.923ns (58.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.795     5.557    Comp_th/clk_IBUF_BUFG
    SLICE_X105Y36        FDRE                                         r  Comp_th/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.419     5.976 f  Comp_th/FSM_onehot_current_state_reg[1]/Q
                         net (fo=7, routed)           0.858     6.835    Comp_th/Example/FSM_onehot_current_state_reg[3][0]
    SLICE_X105Y35        LUT2 (Prop_lut2_I1_O)        0.299     7.134 r  Comp_th/Example/oled_dc_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.065    12.198    oled_dc_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.539    15.738 r  oled_dc_OBUF_inst/O
                         net (fo=0)                   0.000    15.738    oled_dc
    U10                                                               r  oled_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/Initialize/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_res
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 4.117ns (43.731%)  route 5.297ns (56.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.876     5.638    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  Comp_th/Initialize/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.419     6.057 r  Comp_th/Initialize/temp_res_reg/Q
                         net (fo=1, routed)           5.297    11.355    oled_res_OBUF
    U9                   OBUF (Prop_obuf_I_O)         3.698    15.052 r  oled_res_OBUF_inst/O
                         net (fo=0)                   0.000    15.052    oled_res
    U9                                                                r  oled_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/Initialize/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.128ns (45.095%)  route 5.026ns (54.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.798     5.560    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X103Y39        FDRE                                         r  Comp_th/Initialize/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.456     6.016 r  Comp_th/Initialize/temp_vdd_reg/Q
                         net (fo=1, routed)           5.026    11.042    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.672    14.714 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000    14.714    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/Initialize/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.146ns  (logic 4.135ns (45.209%)  route 5.011ns (54.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.798     5.560    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X103Y40        FDRE                                         r  Comp_th/Initialize/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDRE (Prop_fdre_C_Q)         0.456     6.016 r  Comp_th/Initialize/temp_vbat_reg/Q
                         net (fo=1, routed)           5.011    11.028    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.679    14.706 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000    14.706    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.457ns (57.220%)  route 3.332ns (42.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  Ldata_reg[7]/Q
                         net (fo=1, routed)           3.332     9.492    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.939    13.430 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.430    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.486ns (71.111%)  route 1.822ns (28.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  Ldata_reg[5]/Q
                         net (fo=1, routed)           1.822     7.982    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.968    11.950 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.950    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.467ns (71.240%)  route 1.803ns (28.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.880     5.642    clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  Ldata_reg[6]/Q
                         net (fo=1, routed)           1.803     7.964    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.949    11.913 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.913    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.159ns  (logic 4.492ns (72.936%)  route 1.667ns (27.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  Ldata_reg[4]/Q
                         net (fo=1, routed)           1.667     7.826    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.974    11.800 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.800    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ldata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 2.138ns (88.399%)  route 0.281ns (11.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.641     1.588    clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  Ldata_reg[3]/Q
                         net (fo=1, routed)           0.281     2.032    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.974     4.006 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.006    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 2.107ns (86.530%)  route 0.328ns (13.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  Ldata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Ldata_reg[0]/Q
                         net (fo=1, routed)           0.328     2.056    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.966     4.022 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.022    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 2.122ns (86.610%)  route 0.328ns (13.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.641     1.588    clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  Ldata_reg[1]/Q
                         net (fo=1, routed)           0.328     2.080    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.958     4.038 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 2.139ns (86.554%)  route 0.332ns (13.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  Ldata_reg[2]/Q
                         net (fo=1, routed)           0.332     2.083    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.975     4.058 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.058    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 2.145ns (86.499%)  route 0.335ns (13.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  Ldata_reg[4]/Q
                         net (fo=1, routed)           0.335     2.086    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.981     4.066 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.066    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 2.139ns (85.272%)  route 0.369ns (14.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  Ldata_reg[5]/Q
                         net (fo=1, routed)           0.369     2.120    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.975     4.095 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.095    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 2.120ns (84.416%)  route 0.391ns (15.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.641     1.588    clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  Ldata_reg[6]/Q
                         net (fo=1, routed)           0.391     2.143    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.956     4.100 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.100    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ldata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 2.110ns (66.413%)  route 1.067ns (33.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  Ldata_reg[7]/Q
                         net (fo=1, routed)           1.067     2.818    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.946     4.764 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.764    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/Initialize/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.512ns (43.898%)  route 1.933ns (56.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.610     1.557    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X103Y39        FDRE                                         r  Comp_th/Initialize/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Comp_th/Initialize/temp_vdd_reg/Q
                         net (fo=1, routed)           1.933     3.630    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     5.001 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     5.001    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp_th/Initialize/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.519ns (44.017%)  route 1.932ns (55.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.611     1.558    Comp_th/Initialize/clk_IBUF_BUFG
    SLICE_X103Y40        FDRE                                         r  Comp_th/Initialize/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Comp_th/Initialize/temp_vbat_reg/Q
                         net (fo=1, routed)           1.932     3.631    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.378     5.009 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     5.009    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            dataAs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.454ns (29.983%)  route 3.396ns (70.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           3.396     4.850    SW_IBUF[6]
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[6]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            dataBs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.454ns (29.983%)  route 3.396ns (70.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           3.396     4.850    SW_IBUF[6]
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[6]/C

Slack:                    inf
  Source:                 W
                            (input port)
  Destination:            opA_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.615ns (33.676%)  route 3.180ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  W (IN)
                         net (fo=0)                   0.000     0.000    W
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  W_IBUF_inst/O
                         net (fo=23, routed)          3.180     4.671    W_IBUF
    SLICE_X105Y31        LUT3 (Prop_lut3_I0_O)        0.124     4.795 r  opA[2][3]_i_1/O
                         net (fo=1, routed)           0.000     4.795    opA[2][3]_i_1_n_0
    SLICE_X105Y31        FDRE                                         r  opA_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.613     5.096    clk_IBUF_BUFG
    SLICE_X105Y31        FDRE                                         r  opA_reg[2][3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            Ldata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.434ns (30.048%)  route 3.338ns (69.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    H19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           3.338     4.772    SW_IBUF[4]
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  Ldata_reg[4]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            dataAs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 1.434ns (30.800%)  route 3.221ns (69.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    H19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           3.221     4.655    SW_IBUF[4]
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[4]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            dataBs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 1.434ns (30.800%)  route 3.221ns (69.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    H19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           3.221     4.655    SW_IBUF[4]
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            dataAs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.469ns (31.863%)  route 3.142ns (68.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           3.142     4.612    SW_IBUF[1]
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            dataAs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.456ns (31.863%)  route 3.114ns (68.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           3.114     4.570    SW_IBUF[2]
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[2]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            Ldata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.560ns  (logic 1.454ns (31.890%)  route 3.106ns (68.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           3.106     4.560    SW_IBUF[6]
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.700     5.183    clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  Ldata_reg[6]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            dataBs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.456ns (31.946%)  route 3.102ns (68.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           3.102     4.558    SW_IBUF[2]
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[0]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[1]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[2]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[3]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[4]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[5]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[6]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            dataBs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.241ns (33.482%)  route 0.478ns (66.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  S_IBUF_inst/O
                         net (fo=9, routed)           0.478     0.719    S_IBUF
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  dataBs_reg[7]/C

Slack:                    inf
  Source:                 N
                            (input port)
  Destination:            dataAs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.237ns (31.677%)  route 0.512ns (68.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  N (IN)
                         net (fo=0)                   0.000     0.000    N
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  N_IBUF_inst/O
                         net (fo=9, routed)           0.512     0.750    N_IBUF
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[0]/C

Slack:                    inf
  Source:                 N
                            (input port)
  Destination:            dataAs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.237ns (31.677%)  route 0.512ns (68.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  N (IN)
                         net (fo=0)                   0.000     0.000    N
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  N_IBUF_inst/O
                         net (fo=9, routed)           0.512     0.750    N_IBUF
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y44        FDRE                                         r  dataAs_reg[1]/C





