read -sv run_verilog_mid/adder_32b_10_82_4c500e0e2965cb51fce449515afbbfe1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_4c500e0e2965cb51fce449515afbbfe1_yosys.v
