
RosSearial_templet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076cc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  080077dc  080077dc  000177dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c9c  08007c9c  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08007c9c  08007c9c  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007c9c  08007c9c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007c9c  08007c9c  00017c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ca4  08007ca4  00017ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007ca8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002594  20000078  08007d20  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000260c  08007d20  0002260c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fd35  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f88  00000000  00000000  0003fdd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001680  00000000  00000000  00043d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001500  00000000  00000000  000453e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005ce2  00000000  00000000  000468e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012bf3  00000000  00000000  0004c5c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000998ab  00000000  00000000  0005f1b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f8a60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061c0  00000000  00000000  000f8adc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080077c4 	.word	0x080077c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080077c4 	.word	0x080077c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f002 fa74 	bl	8002650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f820 	bl	80001ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f8e4 	bl	8000338 <MX_GPIO_Init>
  MX_DMA_Init();
 8000170:	f000 f8b4 	bl	80002dc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000174:	f000 f856 	bl	8000224 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000178:	f000 f87e 	bl	8000278 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


  xl480_int(&huart3);
 800017c:	4807      	ldr	r0, [pc, #28]	; (800019c <main+0x3c>)
 800017e:	f002 f973 	bl	8002468 <xl480_int>
  //HAL_HalfDuplex_EnableReceiver(&huart3);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000182:	f004 fcfd 	bl	8004b80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000186:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <main+0x40>)
 8000188:	2100      	movs	r1, #0
 800018a:	4806      	ldr	r0, [pc, #24]	; (80001a4 <main+0x44>)
 800018c:	f004 fd5e 	bl	8004c4c <osThreadNew>
 8000190:	4602      	mov	r2, r0
 8000192:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <main+0x48>)
 8000194:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000196:	f004 fd25 	bl	8004be4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800019a:	e7fe      	b.n	800019a <main+0x3a>
 800019c:	20002390 	.word	0x20002390
 80001a0:	08007b8c 	.word	0x08007b8c
 80001a4:	080003e9 	.word	0x080003e9
 80001a8:	20002348 	.word	0x20002348

080001ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b090      	sub	sp, #64	; 0x40
 80001b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b2:	f107 0318 	add.w	r3, r7, #24
 80001b6:	2228      	movs	r2, #40	; 0x28
 80001b8:	2100      	movs	r1, #0
 80001ba:	4618      	mov	r0, r3
 80001bc:	f007 f9c7 	bl	800754e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c0:	1d3b      	adds	r3, r7, #4
 80001c2:	2200      	movs	r2, #0
 80001c4:	601a      	str	r2, [r3, #0]
 80001c6:	605a      	str	r2, [r3, #4]
 80001c8:	609a      	str	r2, [r3, #8]
 80001ca:	60da      	str	r2, [r3, #12]
 80001cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ce:	2302      	movs	r3, #2
 80001d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d2:	2301      	movs	r3, #1
 80001d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001d6:	2310      	movs	r3, #16
 80001d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001da:	2300      	movs	r3, #0
 80001dc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001de:	f107 0318 	add.w	r3, r7, #24
 80001e2:	4618      	mov	r0, r3
 80001e4:	f002 ff70 	bl	80030c8 <HAL_RCC_OscConfig>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d001      	beq.n	80001f2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001ee:	f000 f921 	bl	8000434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f2:	230f      	movs	r3, #15
 80001f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001f6:	2300      	movs	r3, #0
 80001f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001fe:	2300      	movs	r3, #0
 8000200:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2100      	movs	r1, #0
 800020a:	4618      	mov	r0, r3
 800020c:	f003 f9dc 	bl	80035c8 <HAL_RCC_ClockConfig>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d001      	beq.n	800021a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000216:	f000 f90d 	bl	8000434 <Error_Handler>
  }
}
 800021a:	bf00      	nop
 800021c:	3740      	adds	r7, #64	; 0x40
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
	...

08000224 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000228:	4b11      	ldr	r3, [pc, #68]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 800022a:	4a12      	ldr	r2, [pc, #72]	; (8000274 <MX_USART1_UART_Init+0x50>)
 800022c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800022e:	4b10      	ldr	r3, [pc, #64]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 8000230:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000234:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000236:	4b0e      	ldr	r3, [pc, #56]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 8000238:	2200      	movs	r2, #0
 800023a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800023c:	4b0c      	ldr	r3, [pc, #48]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 800023e:	2200      	movs	r2, #0
 8000240:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000242:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 8000244:	2200      	movs	r2, #0
 8000246:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 800024a:	220c      	movs	r2, #12
 800024c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 8000250:	2200      	movs	r2, #0
 8000252:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000254:	4b06      	ldr	r3, [pc, #24]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 8000256:	2200      	movs	r2, #0
 8000258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800025a:	4805      	ldr	r0, [pc, #20]	; (8000270 <MX_USART1_UART_Init+0x4c>)
 800025c:	f003 fdca 	bl	8003df4 <HAL_UART_Init>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000266:	f000 f8e5 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	200024d8 	.word	0x200024d8
 8000274:	40013800 	.word	0x40013800

08000278 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800027c:	4b15      	ldr	r3, [pc, #84]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 800027e:	4a16      	ldr	r2, [pc, #88]	; (80002d8 <MX_USART3_UART_Init+0x60>)
 8000280:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57200;
 8000282:	4b14      	ldr	r3, [pc, #80]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 8000284:	f64d 7270 	movw	r2, #57200	; 0xdf70
 8000288:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800028a:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 800028c:	2200      	movs	r2, #0
 800028e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000290:	4b10      	ldr	r3, [pc, #64]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 8000292:	2200      	movs	r2, #0
 8000294:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000296:	4b0f      	ldr	r3, [pc, #60]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 8000298:	2200      	movs	r2, #0
 800029a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800029c:	4b0d      	ldr	r3, [pc, #52]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 800029e:	220c      	movs	r2, #12
 80002a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002a2:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80002a8:	4b0a      	ldr	r3, [pc, #40]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80002ae:	4809      	ldr	r0, [pc, #36]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 80002b0:	f003 fded 	bl	8003e8e <HAL_HalfDuplex_Init>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d001      	beq.n	80002be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80002ba:	f000 f8bb 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 80002be:	4b05      	ldr	r3, [pc, #20]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	68da      	ldr	r2, [r3, #12]
 80002c4:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <MX_USART3_UART_Init+0x5c>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f042 0210 	orr.w	r2, r2, #16
 80002cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END USART3_Init 2 */

}
 80002ce:	bf00      	nop
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	20002390 	.word	0x20002390
 80002d8:	40004800 	.word	0x40004800

080002dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <MX_DMA_Init+0x58>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	4a13      	ldr	r2, [pc, #76]	; (8000334 <MX_DMA_Init+0x58>)
 80002e8:	f043 0301 	orr.w	r3, r3, #1
 80002ec:	6153      	str	r3, [r2, #20]
 80002ee:	4b11      	ldr	r3, [pc, #68]	; (8000334 <MX_DMA_Init+0x58>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f003 0301 	and.w	r3, r3, #1
 80002f6:	607b      	str	r3, [r7, #4]
 80002f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2105      	movs	r1, #5
 80002fe:	200d      	movs	r0, #13
 8000300:	f002 fa8d 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000304:	200d      	movs	r0, #13
 8000306:	f002 faa6 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800030a:	2200      	movs	r2, #0
 800030c:	2105      	movs	r1, #5
 800030e:	200e      	movs	r0, #14
 8000310:	f002 fa85 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000314:	200e      	movs	r0, #14
 8000316:	f002 fa9e 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800031a:	2200      	movs	r2, #0
 800031c:	2105      	movs	r1, #5
 800031e:	200f      	movs	r0, #15
 8000320:	f002 fa7d 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000324:	200f      	movs	r0, #15
 8000326:	f002 fa96 	bl	8002856 <HAL_NVIC_EnableIRQ>

}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40021000 	.word	0x40021000

08000338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b088      	sub	sp, #32
 800033c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800033e:	f107 0310 	add.w	r3, r7, #16
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800034c:	4b24      	ldr	r3, [pc, #144]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a23      	ldr	r2, [pc, #140]	; (80003e0 <MX_GPIO_Init+0xa8>)
 8000352:	f043 0310 	orr.w	r3, r3, #16
 8000356:	6193      	str	r3, [r2, #24]
 8000358:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	f003 0310 	and.w	r3, r3, #16
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000364:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <MX_GPIO_Init+0xa8>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a1d      	ldr	r2, [pc, #116]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800036a:	f043 0320 	orr.w	r3, r3, #32
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <MX_GPIO_Init+0xa8>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f003 0320 	and.w	r3, r3, #32
 8000378:	60bb      	str	r3, [r7, #8]
 800037a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800037c:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a17      	ldr	r2, [pc, #92]	; (80003e0 <MX_GPIO_Init+0xa8>)
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0308 	and.w	r3, r3, #8
 8000390:	607b      	str	r3, [r7, #4]
 8000392:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <MX_GPIO_Init+0xa8>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a11      	ldr	r2, [pc, #68]	; (80003e0 <MX_GPIO_Init+0xa8>)
 800039a:	f043 0304 	orr.w	r3, r3, #4
 800039e:	6193      	str	r3, [r2, #24]
 80003a0:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <MX_GPIO_Init+0xa8>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	f003 0304 	and.w	r3, r3, #4
 80003a8:	603b      	str	r3, [r7, #0]
 80003aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b2:	480c      	ldr	r0, [pc, #48]	; (80003e4 <MX_GPIO_Init+0xac>)
 80003b4:	f002 fe56 	bl	8003064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80003b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003be:	2301      	movs	r3, #1
 80003c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c2:	2300      	movs	r3, #0
 80003c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c6:	2302      	movs	r3, #2
 80003c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80003ca:	f107 0310 	add.w	r3, r7, #16
 80003ce:	4619      	mov	r1, r3
 80003d0:	4804      	ldr	r0, [pc, #16]	; (80003e4 <MX_GPIO_Init+0xac>)
 80003d2:	f002 fced 	bl	8002db0 <HAL_GPIO_Init>

}
 80003d6:	bf00      	nop
 80003d8:	3720      	adds	r7, #32
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40011000 	.word	0x40011000

080003e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80003f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003f4:	4805      	ldr	r0, [pc, #20]	; (800040c <StartDefaultTask+0x24>)
 80003f6:	f002 fe4d 	bl	8003094 <HAL_GPIO_TogglePin>
	 // HAL_HalfDuplex_EnableReceiver(&huart3);
	/*  xl480_writebuffer(tx_buffer,10);
	  readData[0] = xl480_readbuffer();
	  xl480_writebuffer(tx_buffer_1,14);
	  readData[1] = xl480_readbuffer();*/
	  xl480_ping(01);
 80003fa:	2001      	movs	r0, #1
 80003fc:	f002 f8bc 	bl	8002578 <xl480_ping>

	  //loop();

    osDelay(500);
 8000400:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000404:	f004 fccc 	bl	8004da0 <osDelay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000408:	e7f2      	b.n	80003f0 <StartDefaultTask+0x8>
 800040a:	bf00      	nop
 800040c:	40011000 	.word	0x40011000

08000410 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800041e:	4293      	cmp	r3, r2
 8000420:	d101      	bne.n	8000426 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000422:	f002 f92b 	bl	800267c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000426:	bf00      	nop
 8000428:	3708      	adds	r7, #8
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40012c00 	.word	0x40012c00

08000434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000438:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800043a:	e7fe      	b.n	800043a <Error_Handler+0x6>

0800043c <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	2200      	movs	r2, #0
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4618      	mov	r0, r3
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr

0800045c <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	4a04      	ldr	r2, [pc, #16]	; (8000478 <_ZN3ros3MsgC1Ev+0x1c>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4618      	mov	r0, r3
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	bc80      	pop	{r7}
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	08007c74 	.word	0x08007c74

0800047c <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
      data()
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4618      	mov	r0, r3
 8000488:	f7ff ffe8 	bl	800045c <_ZN3ros3MsgC1Ev>
 800048c:	4a06      	ldr	r2, [pc, #24]	; (80004a8 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	3304      	adds	r3, #4
 8000496:	4618      	mov	r0, r3
 8000498:	f7ff ffd0 	bl	800043c <_ZN3ros4TimeC1Ev>
    {
    }
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4618      	mov	r0, r3
 80004a0:	3708      	adds	r7, #8
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	08007c5c 	.word	0x08007c5c

080004ac <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	6859      	ldr	r1, [r3, #4]
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	683a      	ldr	r2, [r7, #0]
 80004c2:	4413      	add	r3, r2
 80004c4:	b2ca      	uxtb	r2, r1
 80004c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	0a19      	lsrs	r1, r3, #8
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	3301      	adds	r3, #1
 80004d2:	683a      	ldr	r2, [r7, #0]
 80004d4:	4413      	add	r3, r2
 80004d6:	b2ca      	uxtb	r2, r1
 80004d8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	0c19      	lsrs	r1, r3, #16
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	3302      	adds	r3, #2
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	4413      	add	r3, r2
 80004e8:	b2ca      	uxtb	r2, r1
 80004ea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	0e19      	lsrs	r1, r3, #24
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	3303      	adds	r3, #3
 80004f6:	683a      	ldr	r2, [r7, #0]
 80004f8:	4413      	add	r3, r2
 80004fa:	b2ca      	uxtb	r2, r1
 80004fc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	3304      	adds	r3, #4
 8000502:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6899      	ldr	r1, [r3, #8]
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	683a      	ldr	r2, [r7, #0]
 800050c:	4413      	add	r3, r2
 800050e:	b2ca      	uxtb	r2, r1
 8000510:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	0a19      	lsrs	r1, r3, #8
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	3301      	adds	r3, #1
 800051c:	683a      	ldr	r2, [r7, #0]
 800051e:	4413      	add	r3, r2
 8000520:	b2ca      	uxtb	r2, r1
 8000522:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	0c19      	lsrs	r1, r3, #16
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3302      	adds	r3, #2
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	4413      	add	r3, r2
 8000532:	b2ca      	uxtb	r2, r1
 8000534:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	689b      	ldr	r3, [r3, #8]
 800053a:	0e19      	lsrs	r1, r3, #24
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	3303      	adds	r3, #3
 8000540:	683a      	ldr	r2, [r7, #0]
 8000542:	4413      	add	r3, r2
 8000544:	b2ca      	uxtb	r2, r1
 8000546:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	3304      	adds	r3, #4
 800054c:	60fb      	str	r3, [r7, #12]
      return offset;
 800054e:	68fb      	ldr	r3, [r7, #12]
    }
 8000550:	4618      	mov	r0, r3
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr

0800055a <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800055a:	b480      	push	{r7}
 800055c:	b085      	sub	sp, #20
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
 8000562:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	683a      	ldr	r2, [r7, #0]
 800056c:	4413      	add	r3, r2
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	461a      	mov	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	685a      	ldr	r2, [r3, #4]
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	3301      	adds	r3, #1
 800057e:	6839      	ldr	r1, [r7, #0]
 8000580:	440b      	add	r3, r1
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	021b      	lsls	r3, r3, #8
 8000586:	431a      	orrs	r2, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	685a      	ldr	r2, [r3, #4]
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	3302      	adds	r3, #2
 8000594:	6839      	ldr	r1, [r7, #0]
 8000596:	440b      	add	r3, r1
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	041b      	lsls	r3, r3, #16
 800059c:	431a      	orrs	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	3303      	adds	r3, #3
 80005aa:	6839      	ldr	r1, [r7, #0]
 80005ac:	440b      	add	r3, r1
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	061b      	lsls	r3, r3, #24
 80005b2:	431a      	orrs	r2, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	3304      	adds	r3, #4
 80005bc:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	683a      	ldr	r2, [r7, #0]
 80005c2:	4413      	add	r3, r2
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	461a      	mov	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689a      	ldr	r2, [r3, #8]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	3301      	adds	r3, #1
 80005d4:	6839      	ldr	r1, [r7, #0]
 80005d6:	440b      	add	r3, r1
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	021b      	lsls	r3, r3, #8
 80005dc:	431a      	orrs	r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	689a      	ldr	r2, [r3, #8]
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	3302      	adds	r3, #2
 80005ea:	6839      	ldr	r1, [r7, #0]
 80005ec:	440b      	add	r3, r1
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	431a      	orrs	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	689a      	ldr	r2, [r3, #8]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	3303      	adds	r3, #3
 8000600:	6839      	ldr	r1, [r7, #0]
 8000602:	440b      	add	r3, r1
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	061b      	lsls	r3, r3, #24
 8000608:	431a      	orrs	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	3304      	adds	r3, #4
 8000612:	60fb      	str	r3, [r7, #12]
     return offset;
 8000614:	68fb      	ldr	r3, [r7, #12]
    }
 8000616:	4618      	mov	r0, r3
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	4b02      	ldr	r3, [pc, #8]	; (8000634 <_ZN8std_msgs4Time7getTypeEv+0x14>)
 800062a:	4618      	mov	r0, r3
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	080077e8 	.word	0x080077e8

08000638 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	4b02      	ldr	r3, [pc, #8]	; (800064c <_ZN8std_msgs4Time6getMD5Ev+0x14>)
 8000642:	4618      	mov	r0, r3
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	080077f8 	.word	0x080077f8

08000650 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff fefe 	bl	800045c <_ZN3ros3MsgC1Ev>
 8000660:	4a0b      	ldr	r2, [pc, #44]	; (8000690 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2200      	movs	r2, #0
 800066a:	809a      	strh	r2, [r3, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a09      	ldr	r2, [pc, #36]	; (8000694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a06      	ldr	r2, [pc, #24]	; (8000694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800067c:	611a      	str	r2, [r3, #16]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2200      	movs	r2, #0
 8000682:	615a      	str	r2, [r3, #20]
    {
    }
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4618      	mov	r0, r3
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	08007c44 	.word	0x08007c44
 8000694:	0800781c 	.word	0x0800781c

08000698 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000698:	b580      	push	{r7, lr}
 800069a:	b088      	sub	sp, #32
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	8899      	ldrh	r1, [r3, #4]
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	683a      	ldr	r2, [r7, #0]
 80006ae:	4413      	add	r3, r2
 80006b0:	b2ca      	uxtb	r2, r1
 80006b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	889b      	ldrh	r3, [r3, #4]
 80006b8:	0a1b      	lsrs	r3, r3, #8
 80006ba:	b299      	uxth	r1, r3
 80006bc:	69fb      	ldr	r3, [r7, #28]
 80006be:	3301      	adds	r3, #1
 80006c0:	683a      	ldr	r2, [r7, #0]
 80006c2:	4413      	add	r3, r2
 80006c4:	b2ca      	uxtb	r2, r1
 80006c6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80006c8:	69fb      	ldr	r3, [r7, #28]
 80006ca:	3302      	adds	r3, #2
 80006cc:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	689b      	ldr	r3, [r3, #8]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff fd3c 	bl	8000150 <strlen>
 80006d8:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	683a      	ldr	r2, [r7, #0]
 80006de:	4413      	add	r3, r2
 80006e0:	69b9      	ldr	r1, [r7, #24]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fed8 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	3304      	adds	r3, #4
 80006ec:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	683a      	ldr	r2, [r7, #0]
 80006f2:	18d0      	adds	r0, r2, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	689b      	ldr	r3, [r3, #8]
 80006f8:	69ba      	ldr	r2, [r7, #24]
 80006fa:	4619      	mov	r1, r3
 80006fc:	f006 ff1c 	bl	8007538 <memcpy>
      offset += length_topic_name;
 8000700:	69fa      	ldr	r2, [r7, #28]
 8000702:	69bb      	ldr	r3, [r7, #24]
 8000704:	4413      	add	r3, r2
 8000706:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff fd1f 	bl	8000150 <strlen>
 8000712:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8000714:	69fb      	ldr	r3, [r7, #28]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	4413      	add	r3, r2
 800071a:	6979      	ldr	r1, [r7, #20]
 800071c:	4618      	mov	r0, r3
 800071e:	f000 febb 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	3304      	adds	r3, #4
 8000726:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8000728:	69fb      	ldr	r3, [r7, #28]
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	18d0      	adds	r0, r2, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	68db      	ldr	r3, [r3, #12]
 8000732:	697a      	ldr	r2, [r7, #20]
 8000734:	4619      	mov	r1, r3
 8000736:	f006 feff 	bl	8007538 <memcpy>
      offset += length_message_type;
 800073a:	69fa      	ldr	r2, [r7, #28]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	4413      	add	r3, r2
 8000740:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	691b      	ldr	r3, [r3, #16]
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fd02 	bl	8000150 <strlen>
 800074c:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	683a      	ldr	r2, [r7, #0]
 8000752:	4413      	add	r3, r2
 8000754:	6939      	ldr	r1, [r7, #16]
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fe9e 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	3304      	adds	r3, #4
 8000760:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	683a      	ldr	r2, [r7, #0]
 8000766:	18d0      	adds	r0, r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	691b      	ldr	r3, [r3, #16]
 800076c:	693a      	ldr	r2, [r7, #16]
 800076e:	4619      	mov	r1, r3
 8000770:	f006 fee2 	bl	8007538 <memcpy>
      offset += length_md5sum;
 8000774:	69fa      	ldr	r2, [r7, #28]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	4413      	add	r3, r2
 800077a:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	695b      	ldr	r3, [r3, #20]
 8000780:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8000782:	68f9      	ldr	r1, [r7, #12]
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	683a      	ldr	r2, [r7, #0]
 8000788:	4413      	add	r3, r2
 800078a:	b2ca      	uxtb	r2, r1
 800078c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	0a19      	lsrs	r1, r3, #8
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	3301      	adds	r3, #1
 8000796:	683a      	ldr	r2, [r7, #0]
 8000798:	4413      	add	r3, r2
 800079a:	b2ca      	uxtb	r2, r1
 800079c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	0c19      	lsrs	r1, r3, #16
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	3302      	adds	r3, #2
 80007a6:	683a      	ldr	r2, [r7, #0]
 80007a8:	4413      	add	r3, r2
 80007aa:	b2ca      	uxtb	r2, r1
 80007ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	0e19      	lsrs	r1, r3, #24
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3303      	adds	r3, #3
 80007b6:	683a      	ldr	r2, [r7, #0]
 80007b8:	4413      	add	r3, r2
 80007ba:	b2ca      	uxtb	r2, r1
 80007bc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	61fb      	str	r3, [r7, #28]
      return offset;
 80007c4:	69fb      	ldr	r3, [r7, #28]
    }
 80007c6:	4618      	mov	r0, r3
 80007c8:	3720      	adds	r7, #32
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b08a      	sub	sp, #40	; 0x28
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
 80007d6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80007dc:	69bb      	ldr	r3, [r7, #24]
 80007de:	683a      	ldr	r2, [r7, #0]
 80007e0:	4413      	add	r3, r2
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	889b      	ldrh	r3, [r3, #4]
 80007ee:	b21a      	sxth	r2, r3
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	3301      	adds	r3, #1
 80007f4:	6839      	ldr	r1, [r7, #0]
 80007f6:	440b      	add	r3, r1
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	021b      	lsls	r3, r3, #8
 80007fc:	b21b      	sxth	r3, r3
 80007fe:	4313      	orrs	r3, r2
 8000800:	b21b      	sxth	r3, r3
 8000802:	b29a      	uxth	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8000808:	69bb      	ldr	r3, [r7, #24]
 800080a:	3302      	adds	r3, #2
 800080c:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800080e:	69bb      	ldr	r3, [r7, #24]
 8000810:	683a      	ldr	r2, [r7, #0]
 8000812:	441a      	add	r2, r3
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	4611      	mov	r1, r2
 800081a:	4618      	mov	r0, r3
 800081c:	f000 fe59 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000820:	69bb      	ldr	r3, [r7, #24]
 8000822:	3304      	adds	r3, #4
 8000824:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000826:	69bb      	ldr	r3, [r7, #24]
 8000828:	627b      	str	r3, [r7, #36]	; 0x24
 800082a:	69ba      	ldr	r2, [r7, #24]
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	4413      	add	r3, r2
 8000830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000832:	429a      	cmp	r2, r3
 8000834:	d20c      	bcs.n	8000850 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8000836:	683a      	ldr	r2, [r7, #0]
 8000838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083a:	441a      	add	r2, r3
 800083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083e:	3b01      	subs	r3, #1
 8000840:	6839      	ldr	r1, [r7, #0]
 8000842:	440b      	add	r3, r1
 8000844:	7812      	ldrb	r2, [r2, #0]
 8000846:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800084a:	3301      	adds	r3, #1
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
 800084e:	e7ec      	b.n	800082a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8000850:	69ba      	ldr	r2, [r7, #24]
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	4413      	add	r3, r2
 8000856:	3b01      	subs	r3, #1
 8000858:	683a      	ldr	r2, [r7, #0]
 800085a:	4413      	add	r3, r2
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8000860:	69bb      	ldr	r3, [r7, #24]
 8000862:	3b01      	subs	r3, #1
 8000864:	683a      	ldr	r2, [r7, #0]
 8000866:	441a      	add	r2, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 800086c:	69ba      	ldr	r2, [r7, #24]
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	4413      	add	r3, r2
 8000872:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	441a      	add	r2, r3
 800087a:	f107 0310 	add.w	r3, r7, #16
 800087e:	4611      	mov	r1, r2
 8000880:	4618      	mov	r0, r3
 8000882:	f000 fe26 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	3304      	adds	r3, #4
 800088a:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	623b      	str	r3, [r7, #32]
 8000890:	69ba      	ldr	r2, [r7, #24]
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	4413      	add	r3, r2
 8000896:	6a3a      	ldr	r2, [r7, #32]
 8000898:	429a      	cmp	r2, r3
 800089a:	d20c      	bcs.n	80008b6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 800089c:	683a      	ldr	r2, [r7, #0]
 800089e:	6a3b      	ldr	r3, [r7, #32]
 80008a0:	441a      	add	r2, r3
 80008a2:	6a3b      	ldr	r3, [r7, #32]
 80008a4:	3b01      	subs	r3, #1
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	440b      	add	r3, r1
 80008aa:	7812      	ldrb	r2, [r2, #0]
 80008ac:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80008ae:	6a3b      	ldr	r3, [r7, #32]
 80008b0:	3301      	adds	r3, #1
 80008b2:	623b      	str	r3, [r7, #32]
 80008b4:	e7ec      	b.n	8000890 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80008b6:	69ba      	ldr	r2, [r7, #24]
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	4413      	add	r3, r2
 80008bc:	3b01      	subs	r3, #1
 80008be:	683a      	ldr	r2, [r7, #0]
 80008c0:	4413      	add	r3, r2
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	3b01      	subs	r3, #1
 80008ca:	683a      	ldr	r2, [r7, #0]
 80008cc:	441a      	add	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80008d2:	69ba      	ldr	r2, [r7, #24]
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	4413      	add	r3, r2
 80008d8:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80008da:	69bb      	ldr	r3, [r7, #24]
 80008dc:	683a      	ldr	r2, [r7, #0]
 80008de:	441a      	add	r2, r3
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4611      	mov	r1, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 fdf3 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	3304      	adds	r3, #4
 80008f0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80008f2:	69bb      	ldr	r3, [r7, #24]
 80008f4:	61fb      	str	r3, [r7, #28]
 80008f6:	69ba      	ldr	r2, [r7, #24]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	4413      	add	r3, r2
 80008fc:	69fa      	ldr	r2, [r7, #28]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d20c      	bcs.n	800091c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8000902:	683a      	ldr	r2, [r7, #0]
 8000904:	69fb      	ldr	r3, [r7, #28]
 8000906:	441a      	add	r2, r3
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	3b01      	subs	r3, #1
 800090c:	6839      	ldr	r1, [r7, #0]
 800090e:	440b      	add	r3, r1
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	3301      	adds	r3, #1
 8000918:	61fb      	str	r3, [r7, #28]
 800091a:	e7ec      	b.n	80008f6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 800091c:	69ba      	ldr	r2, [r7, #24]
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	4413      	add	r3, r2
 8000922:	3b01      	subs	r3, #1
 8000924:	683a      	ldr	r2, [r7, #0]
 8000926:	4413      	add	r3, r2
 8000928:	2200      	movs	r2, #0
 800092a:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	3b01      	subs	r3, #1
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	441a      	add	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8000938:	69ba      	ldr	r2, [r7, #24]
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	4413      	add	r3, r2
 800093e:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	69ba      	ldr	r2, [r7, #24]
 8000948:	6839      	ldr	r1, [r7, #0]
 800094a:	440a      	add	r2, r1
 800094c:	7812      	ldrb	r2, [r2, #0]
 800094e:	4313      	orrs	r3, r2
 8000950:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000952:	68ba      	ldr	r2, [r7, #8]
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	3301      	adds	r3, #1
 8000958:	6839      	ldr	r1, [r7, #0]
 800095a:	440b      	add	r3, r1
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	021b      	lsls	r3, r3, #8
 8000960:	4313      	orrs	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000964:	68ba      	ldr	r2, [r7, #8]
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	3302      	adds	r3, #2
 800096a:	6839      	ldr	r1, [r7, #0]
 800096c:	440b      	add	r3, r1
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	041b      	lsls	r3, r3, #16
 8000972:	4313      	orrs	r3, r2
 8000974:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	3303      	adds	r3, #3
 800097c:	6839      	ldr	r1, [r7, #0]
 800097e:	440b      	add	r3, r1
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	061b      	lsls	r3, r3, #24
 8000984:	4313      	orrs	r3, r2
 8000986:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8000988:	68ba      	ldr	r2, [r7, #8]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	3304      	adds	r3, #4
 8000992:	61bb      	str	r3, [r7, #24]
     return offset;
 8000994:	69bb      	ldr	r3, [r7, #24]
    }
 8000996:	4618      	mov	r0, r3
 8000998:	3728      	adds	r7, #40	; 0x28
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	4b02      	ldr	r3, [pc, #8]	; (80009b4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x14>)
 80009aa:	4618      	mov	r0, r3
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr
 80009b4:	08007820 	.word	0x08007820

080009b8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	4b02      	ldr	r3, [pc, #8]	; (80009cc <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x14>)
 80009c2:	4618      	mov	r0, r3
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr
 80009cc:	0800783c 	.word	0x0800783c

080009d0 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fd3e 	bl	800045c <_ZN3ros3MsgC1Ev>
 80009e0:	4a06      	ldr	r2, [pc, #24]	; (80009fc <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2200      	movs	r2, #0
 80009ea:	711a      	strb	r2, [r3, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4a04      	ldr	r2, [pc, #16]	; (8000a00 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80009f0:	609a      	str	r2, [r3, #8]
    {
    }
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4618      	mov	r0, r3
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	08007c2c 	.word	0x08007c2c
 8000a00:	0800781c 	.word	0x0800781c

08000a04 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	683a      	ldr	r2, [r7, #0]
 8000a16:	4413      	add	r3, r2
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	7912      	ldrb	r2, [r2, #4]
 8000a1c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	3301      	adds	r3, #1
 8000a22:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff fb91 	bl	8000150 <strlen>
 8000a2e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	4413      	add	r3, r2
 8000a36:	68b9      	ldr	r1, [r7, #8]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 fd2d 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3304      	adds	r3, #4
 8000a42:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	683a      	ldr	r2, [r7, #0]
 8000a48:	18d0      	adds	r0, r2, r3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	68ba      	ldr	r2, [r7, #8]
 8000a50:	4619      	mov	r1, r3
 8000a52:	f006 fd71 	bl	8007538 <memcpy>
      offset += length_msg;
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	60fb      	str	r3, [r7, #12]
      return offset;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
    }
 8000a60:	4618      	mov	r0, r3
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	683a      	ldr	r2, [r7, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	781a      	ldrb	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	3301      	adds	r3, #1
 8000a86:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	441a      	add	r2, r3
 8000a8e:	f107 030c 	add.w	r3, r7, #12
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 fd1c 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	697a      	ldr	r2, [r7, #20]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d20c      	bcs.n	8000aca <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8000ab0:	683a      	ldr	r2, [r7, #0]
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	441a      	add	r2, r3
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	6839      	ldr	r1, [r7, #0]
 8000abc:	440b      	add	r3, r1
 8000abe:	7812      	ldrb	r2, [r2, #0]
 8000ac0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	e7ec      	b.n	8000aa4 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4413      	add	r3, r2
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	683a      	ldr	r2, [r7, #0]
 8000ae0:	441a      	add	r2, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	4413      	add	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
     return offset;
 8000aee:	693b      	ldr	r3, [r7, #16]
    }
 8000af0:	4618      	mov	r0, r3
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	4b02      	ldr	r3, [pc, #8]	; (8000b0c <_ZN14rosserial_msgs3Log7getTypeEv+0x14>)
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	08007860 	.word	0x08007860

08000b10 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	4b02      	ldr	r3, [pc, #8]	; (8000b24 <_ZN14rosserial_msgs3Log6getMD5Ev+0x14>)
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	08007874 	.word	0x08007874

08000b28 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fc92 	bl	800045c <_ZN3ros3MsgC1Ev>
 8000b38:	4a0c      	ldr	r2, [pc, #48]	; (8000b6c <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	61da      	str	r2, [r3, #28]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4618      	mov	r0, r3
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	08007c14 	.word	0x08007c14

08000b70 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08a      	sub	sp, #40	; 0x28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6859      	ldr	r1, [r3, #4]
 8000b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	4413      	add	r3, r2
 8000b88:	b2ca      	uxtb	r2, r1
 8000b8a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	0a19      	lsrs	r1, r3, #8
 8000b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b94:	3301      	adds	r3, #1
 8000b96:	683a      	ldr	r2, [r7, #0]
 8000b98:	4413      	add	r3, r2
 8000b9a:	b2ca      	uxtb	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	0c19      	lsrs	r1, r3, #16
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba6:	3302      	adds	r3, #2
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	b2ca      	uxtb	r2, r1
 8000bae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	0e19      	lsrs	r1, r3, #24
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb8:	3303      	adds	r3, #3
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	b2ca      	uxtb	r2, r1
 8000bc0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000bc8:	2300      	movs	r3, #0
 8000bca:	623b      	str	r3, [r7, #32]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	6a3a      	ldr	r2, [r7, #32]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d22b      	bcs.n	8000c2e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	68da      	ldr	r2, [r3, #12]
 8000bda:	6a3b      	ldr	r3, [r7, #32]
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8000be4:	6939      	ldr	r1, [r7, #16]
 8000be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be8:	683a      	ldr	r2, [r7, #0]
 8000bea:	4413      	add	r3, r2
 8000bec:	b2ca      	uxtb	r2, r1
 8000bee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	0a19      	lsrs	r1, r3, #8
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	683a      	ldr	r2, [r7, #0]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	b2ca      	uxtb	r2, r1
 8000bfe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	0c19      	lsrs	r1, r3, #16
 8000c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c06:	3302      	adds	r3, #2
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b2ca      	uxtb	r2, r1
 8000c0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	0e19      	lsrs	r1, r3, #24
 8000c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c16:	3303      	adds	r3, #3
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	b2ca      	uxtb	r2, r1
 8000c1e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8000c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c22:	3304      	adds	r3, #4
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000c26:	6a3b      	ldr	r3, [r7, #32]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	623b      	str	r3, [r7, #32]
 8000c2c:	e7ce      	b.n	8000bcc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6919      	ldr	r1, [r3, #16]
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	b2ca      	uxtb	r2, r1
 8000c3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	0a19      	lsrs	r1, r3, #8
 8000c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c44:	3301      	adds	r3, #1
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	4413      	add	r3, r2
 8000c4a:	b2ca      	uxtb	r2, r1
 8000c4c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	691b      	ldr	r3, [r3, #16]
 8000c52:	0c19      	lsrs	r1, r3, #16
 8000c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c56:	3302      	adds	r3, #2
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	b2ca      	uxtb	r2, r1
 8000c5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	0e19      	lsrs	r1, r3, #24
 8000c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c68:	3303      	adds	r3, #3
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	b2ca      	uxtb	r2, r1
 8000c70:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8000c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c74:	3304      	adds	r3, #4
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61fb      	str	r3, [r7, #28]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	69fa      	ldr	r2, [r7, #28]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d22b      	bcs.n	8000cde <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	699a      	ldr	r2, [r3, #24]
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8000c94:	68f9      	ldr	r1, [r7, #12]
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b2ca      	uxtb	r2, r1
 8000c9e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	0a19      	lsrs	r1, r3, #8
 8000ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	683a      	ldr	r2, [r7, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	b2ca      	uxtb	r2, r1
 8000cae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	0c19      	lsrs	r1, r3, #16
 8000cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb6:	3302      	adds	r3, #2
 8000cb8:	683a      	ldr	r2, [r7, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	b2ca      	uxtb	r2, r1
 8000cbe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	0e19      	lsrs	r1, r3, #24
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc6:	3303      	adds	r3, #3
 8000cc8:	683a      	ldr	r2, [r7, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	b2ca      	uxtb	r2, r1
 8000cce:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8000cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd2:	3304      	adds	r3, #4
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	61fb      	str	r3, [r7, #28]
 8000cdc:	e7ce      	b.n	8000c7c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	69d9      	ldr	r1, [r3, #28]
 8000ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce4:	683a      	ldr	r2, [r7, #0]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	b2ca      	uxtb	r2, r1
 8000cea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	69db      	ldr	r3, [r3, #28]
 8000cf0:	0a19      	lsrs	r1, r3, #8
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	683a      	ldr	r2, [r7, #0]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	b2ca      	uxtb	r2, r1
 8000cfc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	0c19      	lsrs	r1, r3, #16
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	3302      	adds	r3, #2
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	b2ca      	uxtb	r2, r1
 8000d0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	69db      	ldr	r3, [r3, #28]
 8000d14:	0e19      	lsrs	r1, r3, #24
 8000d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d18:	3303      	adds	r3, #3
 8000d1a:	683a      	ldr	r2, [r7, #0]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	b2ca      	uxtb	r2, r1
 8000d20:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8000d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d24:	3304      	adds	r3, #4
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61bb      	str	r3, [r7, #24]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	69db      	ldr	r3, [r3, #28]
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d228      	bcs.n	8000d88 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	4413      	add	r3, r2
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fa04 	bl	8000150 <strlen>
 8000d48:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8000d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4c:	683a      	ldr	r2, [r7, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	6979      	ldr	r1, [r7, #20]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fba0 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5a:	3304      	adds	r3, #4
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	18d0      	adds	r0, r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	4619      	mov	r1, r3
 8000d74:	f006 fbe0 	bl	8007538 <memcpy>
      offset += length_stringsi;
 8000d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	3301      	adds	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
 8000d86:	e7d1      	b.n	8000d2c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8000d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3728      	adds	r7, #40	; 0x28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b08e      	sub	sp, #56	; 0x38
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
 8000d9a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	4413      	add	r3, r2
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dac:	3301      	adds	r3, #1
 8000dae:	683a      	ldr	r2, [r7, #0]
 8000db0:	4413      	add	r3, r2
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	021b      	lsls	r3, r3, #8
 8000db6:	6a3a      	ldr	r2, [r7, #32]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	683a      	ldr	r2, [r7, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	041b      	lsls	r3, r3, #16
 8000dc8:	6a3a      	ldr	r2, [r7, #32]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dd0:	3303      	adds	r3, #3
 8000dd2:	683a      	ldr	r2, [r7, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	061b      	lsls	r3, r3, #24
 8000dda:	6a3a      	ldr	r2, [r7, #32]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8000de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de2:	3304      	adds	r3, #4
 8000de4:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	6a3a      	ldr	r2, [r7, #32]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d90a      	bls.n	8000e06 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	68da      	ldr	r2, [r3, #12]
 8000df4:	6a3b      	ldr	r3, [r7, #32]
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	f006 fbb0 	bl	8007560 <realloc>
 8000e00:	4602      	mov	r2, r0
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6a3a      	ldr	r2, [r7, #32]
 8000e0a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	633b      	str	r3, [r7, #48]	; 0x30
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d236      	bcs.n	8000e88 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e22:	6839      	ldr	r1, [r7, #0]
 8000e24:	440a      	add	r2, r1
 8000e26:	7812      	ldrb	r2, [r2, #0]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e30:	3301      	adds	r3, #1
 8000e32:	6839      	ldr	r1, [r7, #0]
 8000e34:	440b      	add	r3, r1
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000e3e:	697a      	ldr	r2, [r7, #20]
 8000e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e42:	3302      	adds	r3, #2
 8000e44:	6839      	ldr	r1, [r7, #0]
 8000e46:	440b      	add	r3, r1
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	041b      	lsls	r3, r3, #16
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e54:	3303      	adds	r3, #3
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	440b      	add	r3, r1
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	061b      	lsls	r3, r3, #24
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8000e62:	697a      	ldr	r2, [r7, #20]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8000e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e6a:	3304      	adds	r3, #4
 8000e6c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	68da      	ldr	r2, [r3, #12]
 8000e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	6812      	ldr	r2, [r2, #0]
 8000e7e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8000e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e82:	3301      	adds	r3, #1
 8000e84:	633b      	str	r3, [r7, #48]	; 0x30
 8000e86:	e7c3      	b.n	8000e10 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e94:	3301      	adds	r3, #1
 8000e96:	683a      	ldr	r2, [r7, #0]
 8000e98:	4413      	add	r3, r2
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	69fa      	ldr	r2, [r7, #28]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea6:	3302      	adds	r3, #2
 8000ea8:	683a      	ldr	r2, [r7, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	041b      	lsls	r3, r3, #16
 8000eb0:	69fa      	ldr	r2, [r7, #28]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eb8:	3303      	adds	r3, #3
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	061b      	lsls	r3, r3, #24
 8000ec2:	69fa      	ldr	r2, [r7, #28]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8000ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eca:	3304      	adds	r3, #4
 8000ecc:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	69fa      	ldr	r2, [r7, #28]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d90a      	bls.n	8000eee <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	699a      	ldr	r2, [r3, #24]
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4610      	mov	r0, r2
 8000ee4:	f006 fb3c 	bl	8007560 <realloc>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69fa      	ldr	r2, [r7, #28]
 8000ef2:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d236      	bcs.n	8000f70 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f0a:	6839      	ldr	r1, [r7, #0]
 8000f0c:	440a      	add	r2, r1
 8000f0e:	7812      	ldrb	r2, [r2, #0]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f18:	3301      	adds	r3, #1
 8000f1a:	6839      	ldr	r1, [r7, #0]
 8000f1c:	440b      	add	r3, r1
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	4313      	orrs	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	6839      	ldr	r1, [r7, #0]
 8000f2e:	440b      	add	r3, r1
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	041b      	lsls	r3, r3, #16
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3c:	3303      	adds	r3, #3
 8000f3e:	6839      	ldr	r1, [r7, #0]
 8000f40:	440b      	add	r3, r1
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	061b      	lsls	r3, r3, #24
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8000f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f52:	3304      	adds	r3, #4
 8000f54:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	699a      	ldr	r2, [r3, #24]
 8000f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	3214      	adds	r2, #20
 8000f64:	6812      	ldr	r2, [r2, #0]
 8000f66:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8000f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f6e:	e7c3      	b.n	8000ef8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	4413      	add	r3, r2
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	021b      	lsls	r3, r3, #8
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f8e:	3302      	adds	r3, #2
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	4413      	add	r3, r2
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	041b      	lsls	r3, r3, #16
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000f9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fa0:	3303      	adds	r3, #3
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	061b      	lsls	r3, r3, #24
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8000fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fb2:	3304      	adds	r3, #4
 8000fb4:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d90a      	bls.n	8000fd6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f006 fac8 	bl	8007560 <realloc>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8000fdc:	2300      	movs	r3, #0
 8000fde:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d23f      	bcs.n	800106a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8000fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	441a      	add	r2, r3
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fa6b 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ffe:	3304      	adds	r3, #4
 8001000:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
 8001006:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4413      	add	r3, r2
 800100c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800100e:	429a      	cmp	r2, r3
 8001010:	d20c      	bcs.n	800102c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001016:	441a      	add	r2, r3
 8001018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101a:	3b01      	subs	r3, #1
 800101c:	6839      	ldr	r1, [r7, #0]
 800101e:	440b      	add	r3, r1
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001026:	3301      	adds	r3, #1
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
 800102a:	e7ec      	b.n	8001006 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 800102c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4413      	add	r3, r2
 8001032:	3b01      	subs	r3, #1
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	4413      	add	r3, r2
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 800103c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800103e:	3b01      	subs	r3, #1
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	441a      	add	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8001048:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	4413      	add	r3, r2
 800104e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4413      	add	r3, r2
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	3220      	adds	r2, #32
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8001062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001064:	3301      	adds	r3, #1
 8001066:	62bb      	str	r3, [r7, #40]	; 0x28
 8001068:	e7ba      	b.n	8000fe0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800106a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800106c:	4618      	mov	r0, r3
 800106e:	3738      	adds	r7, #56	; 0x38
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	4b02      	ldr	r3, [pc, #8]	; (8001088 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x14>)
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	08007bb0 	.word	0x08007bb0

0800108c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	4b02      	ldr	r3, [pc, #8]	; (80010a0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x14>)
 8001096:	4618      	mov	r0, r3
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	08007898 	.word	0x08007898

080010a4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	4618      	mov	r0, r3
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <_ZN3ros9Publisher15getEndpointTypeEv>:

  int publish(const Msg * msg)
  {
    return nh_->publish(id_, msg);
  };
  int getEndpointType()
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691b      	ldr	r3, [r3, #16]
  }
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr

080010e6 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	425b      	negs	r3, r3
 80010fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
      huart(&huart1), rind(0), twind(0), tfind(0){
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a0a      	ldr	r2, [pc, #40]	; (800113c <_ZN13STM32HardwareC1Ev+0x34>)
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4618      	mov	r0, r3
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200024d8 	.word	0x200024d8

08001140 <_ZN13STM32Hardware10reset_rbufEv>:
  
    void init(){
      reset_rbuf();
    }

    void reset_rbuf(void){
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
     if( HAL_UART_Receive_DMA(huart, rbuf, rbuflen) != HAL_OK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6818      	ldr	r0, [r3, #0]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3304      	adds	r3, #4
 8001150:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001154:	4619      	mov	r1, r3
 8001156:	f002 ffed 	bl	8004134 <HAL_UART_Receive_DMA>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
    		 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
    		 HAL_Delay(100);
    		 }*/

     }
    }
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <_ZN13STM32Hardware4readEv>:

    int read(){
 8001166:	b590      	push	{r4, r7, lr}
 8001168:	b085      	sub	sp, #20
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
      int c = -1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff ffb3 	bl	80010e6 <_ZN13STM32Hardware10getRdmaIndEv>
 8001180:	4603      	mov	r3, r0
 8001182:	429c      	cmp	r4, r3
 8001184:	bf14      	ite	ne
 8001186:	2301      	movne	r3, #1
 8001188:	2300      	moveq	r3, #0
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d012      	beq.n	80011b6 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001196:	1c59      	adds	r1, r3, #1
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	791b      	ldrb	r3, [r3, #4]
 80011a4:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80011ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 80011b6:	68fb      	ldr	r3, [r7, #12]
    }
 80011b8:	4618      	mov	r0, r3
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b20      	cmp	r3, #32
 80011d4:	d108      	bne.n	80011e8 <_ZN13STM32Hardware5flushEv+0x28>
 80011d6:	4b28      	ldr	r3, [pc, #160]	; (8001278 <_ZN13STM32Hardware5flushEv+0xb8>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	f083 0301 	eor.w	r3, r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <_ZN13STM32Hardware5flushEv+0x28>
 80011e4:	2301      	movs	r3, #1
 80011e6:	e000      	b.n	80011ea <_ZN13STM32Hardware5flushEv+0x2a>
 80011e8:	2300      	movs	r3, #0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d03f      	beq.n	800126e <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 80011ee:	4b22      	ldr	r3, [pc, #136]	; (8001278 <_ZN13STM32Hardware5flushEv+0xb8>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001200:	429a      	cmp	r2, r3
 8001202:	d031      	beq.n	8001268 <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001210:	429a      	cmp	r2, r3
 8001212:	d20a      	bcs.n	800122a <_ZN13STM32Hardware5flushEv+0x6a>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800121a:	b29a      	uxth	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001222:	b29b      	uxth	r3, r3
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	b29b      	uxth	r3, r3
 8001228:	e006      	b.n	8001238 <_ZN13STM32Hardware5flushEv+0x78>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001230:	b29b      	uxth	r3, r3
 8001232:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001236:	b29b      	uxth	r3, r3
 8001238:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001244:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	89fa      	ldrh	r2, [r7, #14]
 800124e:	4619      	mov	r1, r3
 8001250:	f002 ff04 	bl	800405c <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800125a:	89fb      	ldrh	r3, [r7, #14]
 800125c:	4413      	add	r3, r2
 800125e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <_ZN13STM32Hardware5flushEv+0xb8>)
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]
      }
    }
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000094 	.word	0x20000094

0800127c <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
      int n = length;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001292:	bfa8      	it	ge
 8001294:	f44f 7300 	movge.w	r3, #512	; 0x200
 8001298:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80012a0:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	4293      	cmp	r3, r2
 80012a8:	bf28      	it	cs
 80012aa:	4613      	movcs	r3, r2
 80012ac:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80012b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80012b8:	68fa      	ldr	r2, [r7, #12]
 80012ba:	4413      	add	r3, r2
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	68b9      	ldr	r1, [r7, #8]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f006 f939 	bl	8007538 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	4413      	add	r3, r2
 80012d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d00b      	beq.n	80012fa <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f503 7002 	add.w	r0, r3, #520	; 0x208
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	18d1      	adds	r1, r2, r3
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	f006 f91f 	bl	8007538 <memcpy>
      }

      flush();
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f7ff ff60 	bl	80011c0 <_ZN13STM32Hardware5flushEv>
    }
 8001300:	bf00      	nop
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	f001 f9c6 	bl	80026a0 <HAL_GetTick>
 8001314:	4603      	mov	r3, r0
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
      data("")
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f896 	bl	800045c <_ZN3ros3MsgC1Ev>
 8001330:	4a05      	ldr	r2, [pc, #20]	; (8001348 <_ZN8std_msgs6StringC1Ev+0x28>)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a04      	ldr	r2, [pc, #16]	; (800134c <_ZN8std_msgs6StringC1Ev+0x2c>)
 800133a:	605a      	str	r2, [r3, #4]
    {
    }
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	08007be8 	.word	0x08007be8
 800134c:	0800781c 	.word	0x0800781c

08001350 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	4618      	mov	r0, r3
 8001364:	f7fe fef4 	bl	8000150 <strlen>
 8001368:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	4413      	add	r3, r2
 8001370:	68b9      	ldr	r1, [r7, #8]
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f890 	bl	8001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	3304      	adds	r3, #4
 800137c:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	18d0      	adds	r0, r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	4619      	mov	r1, r3
 800138c:	f006 f8d4 	bl	8007538 <memcpy>
      offset += length_data;
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	4413      	add	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]
      return offset;
 8001398:	68fb      	ldr	r3, [r7, #12]
    }
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	441a      	add	r2, r3
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	4611      	mov	r1, r2
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 f888 	bl	80014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	3304      	adds	r3, #4
 80013c6:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4413      	add	r3, r2
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d20c      	bcs.n	80013f2 <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	441a      	add	r2, r3
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	6839      	ldr	r1, [r7, #0]
 80013e4:	440b      	add	r3, r1
 80013e6:	7812      	ldrb	r2, [r2, #0]
 80013e8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	3301      	adds	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e7ec      	b.n	80013cc <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	3b01      	subs	r3, #1
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	3b01      	subs	r3, #1
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	441a      	add	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	605a      	str	r2, [r3, #4]
      offset += length_data;
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4413      	add	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
     return offset;
 8001416:	693b      	ldr	r3, [r7, #16]
    }
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	4b02      	ldr	r3, [pc, #8]	; (8001434 <_ZN8std_msgs6String7getTypeEv+0x14>)
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr
 8001434:	080078bc 	.word	0x080078bc

08001438 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	4b02      	ldr	r3, [pc, #8]	; (800144c <_ZN8std_msgs6String6getMD5Ev+0x14>)
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	080078cc 	.word	0x080078cc

08001450 <HAL_UART_TxCpltCallback>:

std_msgs::String str_msg;
ros::Publisher chatter("chatter", &str_msg);
char hello[] = "Hello world!";

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <HAL_UART_TxCpltCallback+0x20>)
 800145a:	f000 f8ef 	bl	800163c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800145e:	4603      	mov	r3, r0
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fead 	bl	80011c0 <_ZN13STM32Hardware5flushEv>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000098 	.word	0x20000098

08001474 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <HAL_UART_RxCpltCallback+0x20>)
 800147e:	f000 f8dd 	bl	800163c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8001482:	4603      	mov	r3, r0
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fe5b 	bl	8001140 <_ZN13STM32Hardware10reset_rbufEv>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000098 	.word	0x20000098

08001498 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d80d      	bhi.n	80014c8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	fa22 f103 	lsr.w	r1, r2, r3
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4413      	add	r3, r2
 80014bc:	b2ca      	uxtb	r2, r1
 80014be:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	3301      	adds	r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	e7ee      	b.n	80014a6 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 80014c8:	bf00      	nop
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80014d2:	b480      	push	{r7}
 80014d4:	b085      	sub	sp, #20
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d811      	bhi.n	8001510 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6839      	ldr	r1, [r7, #0]
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	440a      	add	r2, r1
 80014f6:	7812      	ldrb	r2, [r2, #0]
 80014f8:	4611      	mov	r1, r2
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	00d2      	lsls	r2, r2, #3
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3301      	adds	r3, #1
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	e7ea      	b.n	80014e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
	...

0800151c <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	4a04      	ldr	r2, [pc, #16]	; (8001538 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4618      	mov	r0, r3
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	08007c00 	.word	0x08007c00

0800153c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ffe8 	bl	800151c <_ZN3ros15NodeHandleBase_C1Ev>
 800154c:	4a3a      	ldr	r2, [pc, #232]	; (8001638 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3304      	adds	r3, #4
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fdd6 	bl	8001108 <_ZN13STM32HardwareC1Ev>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f603 1314 	addw	r3, r3, #2324	; 0x914
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fadc 	bl	8000b28 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	2b18      	cmp	r3, #24
 8001578:	d80b      	bhi.n	8001592 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	2200      	movs	r2, #0
 8001588:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	3301      	adds	r3, #1
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	e7f0      	b.n	8001574 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	2b18      	cmp	r3, #24
 800159a:	d80a      	bhi.n	80015b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	f202 2222 	addw	r2, r2, #546	; 0x222
 80015a4:	2100      	movs	r1, #0
 80015a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	3301      	adds	r3, #1
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	e7f1      	b.n	8001596 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015bc:	d20a      	bcs.n	80015d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	3301      	adds	r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	e7f0      	b.n	80015b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015de:	d20a      	bcs.n	80015f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	4413      	add	r3, r2
 80015e6:	f203 6324 	addw	r3, r3, #1572	; 0x624
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	3301      	adds	r3, #1
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	e7f0      	b.n	80015d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.floats_length = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.floats = NULL;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
    req_param_resp.ints_length = 0;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920

    spin_timeout_ = 0;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  }
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	08007bd4 	.word	0x08007bd4

0800163c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3304      	adds	r3, #4
  }
 8001648:	4618      	mov	r0, r3
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
    return SPIN_OK;
  }


  /* Are we connected to the PC? */
  virtual bool connected()
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  {
    return configured_;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 8001660:	4618      	mov	r0, r3
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr

0800166a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 800166a:	b580      	push	{r7, lr}
 800166c:	b084      	sub	sp, #16
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	3304      	adds	r3, #4
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff fe46 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 800167c:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800168c:	4293      	cmp	r3, r2
 800168e:	d903      	bls.n	8001698 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d009      	beq.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d903      	bls.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d014      	beq.n	80016ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3304      	adds	r3, #4
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fe1f 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 80016ca:	4602      	mov	r2, r0
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	1ad2      	subs	r2, r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80016d6:	429a      	cmp	r2, r3
 80016d8:	bf8c      	ite	hi
 80016da:	2301      	movhi	r3, #1
 80016dc:	2300      	movls	r3, #0
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 80016e4:	f06f 0301 	mvn.w	r3, #1
 80016e8:	e197      	b.n	8001a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      int data = hardware_.read();
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3304      	adds	r3, #4
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fd39 	bl	8001166 <_ZN13STM32Hardware4readEv>
 80016f4:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f2c0 8177 	blt.w	80019ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x382>
      checksum_ += data;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	441a      	add	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001714:	2b07      	cmp	r3, #7
 8001716:	d11e      	bne.n	8001756 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800171e:	1c59      	adds	r1, r3, #1
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	b2d1      	uxtb	r1, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	460a      	mov	r2, r1
 8001730:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800173a:	1e5a      	subs	r2, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1b4      	bne.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2208      	movs	r2, #8
 8001750:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001754:	e7af      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800175c:	2b00      	cmp	r3, #0
 800175e:	d128      	bne.n	80017b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	2bff      	cmp	r3, #255	; 0xff
 8001764:	d10d      	bne.n	8001782 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800176c:	1c5a      	adds	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f103 0214 	add.w	r2, r3, #20
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 8001780:	e799      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3304      	adds	r3, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fdbe 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 800178c:	4602      	mov	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	; 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	bf8c      	ite	hi
 800179a:	2301      	movhi	r3, #1
 800179c:	2300      	movls	r3, #0
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d088      	beq.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 80017ac:	f06f 0301 	mvn.w	r3, #1
 80017b0:	e133      	b.n	8001a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      else if (mode_ == MODE_PROTOCOL_VER)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d11b      	bne.n	80017f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x18a>
        if (data == PROTOCOL_VER)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2bfe      	cmp	r3, #254	; 0xfe
 80017c0:	d107      	bne.n	80017d2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80017c8:	1c5a      	adds	r2, r3, #1
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80017d0:	e771      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80017e0:	f083 0301 	eor.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f43f af65 	beq.w	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f000 f918 	bl	8001a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 80017f2:	e760      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d113      	bne.n	8001826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1bc>
        bytes_ = data;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001814:	1c5a      	adds	r2, r3, #1
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001824:	e747      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800182c:	2b03      	cmp	r3, #3
 800182e:	d110      	bne.n	8001852 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e8>
        bytes_ += data << 8;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	021b      	lsls	r3, r3, #8
 800183a:	441a      	add	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001850:	e731      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001858:	2b04      	cmp	r3, #4
 800185a:	d116      	bne.n	800188a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x220>
        if ((checksum_ % 256) == 255)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001862:	425a      	negs	r2, r3
 8001864:	b2db      	uxtb	r3, r3
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	bf58      	it	pl
 800186a:	4253      	negpl	r3, r2
 800186c:	2bff      	cmp	r3, #255	; 0xff
 800186e:	d107      	bne.n	8001880 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x216>
          mode_++;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001876:	1c5a      	adds	r2, r3, #1
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800187e:	e71a      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001888:	e715      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001890:	2b05      	cmp	r3, #5
 8001892:	d10f      	bne.n	80018b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x24a>
        topic_ = data;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 80018b2:	e700      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d117      	bne.n	80018ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x284>
        topic_ += data << 8;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	021b      	lsls	r3, r3, #8
 80018c8:	441a      	add	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2207      	movs	r2, #7
 80018d4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f47f aee9 	bne.w	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2208      	movs	r2, #8
 80018e8:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80018ec:	e6e3      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	f47f aede 	bne.w	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001908:	425a      	negs	r2, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	b2d2      	uxtb	r2, r2
 800190e:	bf58      	it	pl
 8001910:	4253      	negpl	r3, r2
 8001912:	2bff      	cmp	r3, #255	; 0xff
 8001914:	f47f aecf 	bne.w	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800191e:	2b00      	cmp	r3, #0
 8001920:	d110      	bne.n	8001944 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2da>
            requestSyncTime();
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f87d 	bl	8001a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f000 f898 	bl	8001a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 800193e:	f04f 33ff 	mov.w	r3, #4294967295
 8001942:	e06a      	b.n	8001a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
          else if (topic_ == TopicInfo::ID_TIME)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800194a:	2b0a      	cmp	r3, #10
 800194c:	d107      	bne.n	800195e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2f4>
            syncTime(message_in);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001954:	4619      	mov	r1, r3
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f960 	bl	8001c1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800195c:	e6ab      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001964:	2b06      	cmp	r3, #6
 8001966:	d10e      	bne.n	8001986 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x31c>
            req_param_resp.deserialize(message_in);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f603 1214 	addw	r2, r3, #2324	; 0x914
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001974:	4619      	mov	r1, r3
 8001976:	4610      	mov	r0, r2
 8001978:	f7ff fa0b 	bl	8000d92 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8001984:	e697      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800198c:	2b0b      	cmp	r3, #11
 800198e:	d104      	bne.n	800199a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x330>
            configured_ = false;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8001998:	e68d      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019a0:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f43f ae81 	beq.w	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019ba:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019c4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019ce:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	f202 4224 	addw	r2, r2, #1060	; 0x424
 80019e6:	4611      	mov	r1, r2
 80019e8:	4798      	blx	r3
    while (true)
 80019ea:	e664      	b.n	80016b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 80019ec:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d00f      	beq.n	8001a18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d906      	bls.n	8001a18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
      requestSyncTime();
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f809 	bl	8001a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 8001a18:	2300      	movs	r3, #0
  }
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:

  /********************************************************************
   * Time functions
   */

  void requestSyncTime()
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b086      	sub	sp, #24
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
  {
    std_msgs::Time t;
 8001a2a:	f107 030c 	add.w	r3, r7, #12
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fd24 	bl	800047c <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f107 020c 	add.w	r2, r7, #12
 8001a3e:	210a      	movs	r1, #10
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	4798      	blx	r3
    rt_time = hardware_.time();
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	3304      	adds	r3, #4
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fc5d 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8001a56:	bf00      	nop
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8001a5e:	b590      	push	{r4, r7, lr}
 8001a60:	b08b      	sub	sp, #44	; 0x2c
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe fdf0 	bl	8000650 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	2b18      	cmp	r3, #24
 8001a78:	dc63      	bgt.n	8001b42 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d056      	beq.n	8001b3a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a90:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	6859      	ldr	r1, [r3, #4]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3308      	adds	r3, #8
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4608      	mov	r0, r1
 8001ada:	4798      	blx	r3
 8001adc:	4603      	mov	r3, r0
 8001ade:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	4413      	add	r3, r2
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	6859      	ldr	r1, [r3, #4]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	330c      	adds	r3, #12
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4608      	mov	r0, r1
 8001b08:	4798      	blx	r3
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8001b0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b12:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681c      	ldr	r4, [r3, #0]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fad1 	bl	80010d0 <_ZN3ros9Publisher15getEndpointTypeEv>
 8001b2e:	4601      	mov	r1, r0
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	461a      	mov	r2, r3
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b40:	e798      	b.n	8001a74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	2b18      	cmp	r3, #24
 8001b4a:	dc5f      	bgt.n	8001c0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b50:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d053      	beq.n	8001c04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b60:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b72:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b82:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b8e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3308      	adds	r3, #8
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4608      	mov	r0, r1
 8001b9e:	4798      	blx	r3
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ba8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bb4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	330c      	adds	r3, #12
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4608      	mov	r0, r1
 8001bc4:	4798      	blx	r3
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8001bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bce:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681c      	ldr	r4, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bda:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be6:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4608      	mov	r0, r1
 8001bf6:	4798      	blx	r3
 8001bf8:	4601      	mov	r1, r0
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	461a      	mov	r2, r3
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	3301      	adds	r3, #1
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
 8001c0a:	e79c      	b.n	8001b46 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8001c14:	bf00      	nop
 8001c16:	372c      	adds	r7, #44	; 0x2c
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd90      	pop	{r4, r7, pc}

08001c1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fc26 	bl	800047c <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3304      	adds	r3, #4
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fb67 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8001c46:	f107 0308 	add.w	r3, r7, #8
 8001c4a:	6839      	ldr	r1, [r7, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc84 	bl	800055a <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	4915      	ldr	r1, [pc, #84]	; (8001cac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8001c58:	fba1 1303 	umull	r1, r3, r1, r3
 8001c5c:	099b      	lsrs	r3, r3, #6
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8001c62:	6939      	ldr	r1, [r7, #16]
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	4b11      	ldr	r3, [pc, #68]	; (8001cac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8001c68:	fba3 0302 	umull	r0, r3, r3, r2
 8001c6c:	099b      	lsrs	r3, r3, #6
 8001c6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c72:	fb00 f303 	mul.w	r3, r0, r3
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8001c7a:	fb02 f303 	mul.w	r3, r2, r3
 8001c7e:	440b      	add	r3, r1
 8001c80:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	3304      	adds	r3, #4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f8c0 	bl	8001e10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3304      	adds	r3, #4
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fb37 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	10624dd3 	.word	0x10624dd3
 8001cb0:	000f4240 	.word	0x000f4240

08001cb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  /********************************************************************
   * Logging
   */

private:
  void log(char byte, const char * msg)
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	607a      	str	r2, [r7, #4]
 8001cc0:	72fb      	strb	r3, [r7, #11]
  {
    rosserial_msgs::Log l;
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fe82 	bl	80009d0 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8001ccc:	7afb      	ldrb	r3, [r7, #11]
 8001cce:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f107 0214 	add.w	r2, r7, #20
 8001cde:	2107      	movs	r1, #7
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	4798      	blx	r3
  }
 8001ce4:	bf00      	nop
 8001ce6:	3720      	adds	r7, #32
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:
  virtual int publish(int id, const Msg * msg)
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
    if (id >= 100 && !configured_)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2b63      	cmp	r3, #99	; 0x63
 8001cfc:	dd09      	ble.n	8001d12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001d04:	f083 0301 	eor.w	r3, r3, #1
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e077      	b.n	8001e02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    int l = msg->serialize(message_out + 7);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	f202 6224 	addw	r2, r2, #1572	; 0x624
 8001d1e:	3207      	adds	r2, #7
 8001d20:	4611      	mov	r1, r2
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	4798      	blx	r3
 8001d26:	6178      	str	r0, [r7, #20]
    message_out[0] = 0xff;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	22ff      	movs	r2, #255	; 0xff
 8001d2c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	22fe      	movs	r2, #254	; 0xfe
 8001d34:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	121b      	asrs	r3, r3, #8
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8001d5c:	4413      	add	r3, r2
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	121b      	asrs	r3, r3, #8
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
    int chk = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8001d86:	2305      	movs	r3, #5
 8001d88:	61bb      	str	r3, [r7, #24]
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	3307      	adds	r3, #7
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	da0d      	bge.n	8001db0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	4413      	add	r3, r2
 8001d9a:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	4413      	add	r3, r2
 8001da6:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	3301      	adds	r3, #1
 8001dac:	61bb      	str	r3, [r7, #24]
 8001dae:	e7ec      	b.n	8001d8a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3307      	adds	r3, #7
 8001db4:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	425a      	negs	r2, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	bf58      	it	pl
 8001dc0:	4253      	negpl	r3, r2
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	1c59      	adds	r1, r3, #1
 8001dc8:	6179      	str	r1, [r7, #20]
 8001dca:	43d2      	mvns	r2, r2
 8001dcc:	b2d1      	uxtb	r1, r2
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	460a      	mov	r2, r1
 8001dd4:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    if (l <= OUTPUT_SIZE)
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dde:	dc0a      	bgt.n	8001df6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
      hardware_.write(message_out, l);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1d18      	adds	r0, r3, #4
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	4619      	mov	r1, r3
 8001dee:	f7ff fa45 	bl	800127c <_ZN13STM32Hardware5writeEPhi>
      return l;
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	e005      	b.n	8001e02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
      logerror("Message from device dropped: message larger than buffer.");
 8001df6:	4905      	ldr	r1, [pc, #20]	; (8001e0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 f849 	bl	8001e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
  }
 8001e02:	4618      	mov	r0, r3
 8001e04:	3720      	adds	r7, #32
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	08007910 	.word	0x08007910

08001e10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fa72 	bl	8001308 <_ZN13STM32Hardware4timeEv>
 8001e24:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	4915      	ldr	r1, [pc, #84]	; (8001e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8001e2e:	fba1 1303 	umull	r1, r3, r1, r3
 8001e32:	099b      	lsrs	r3, r3, #6
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	1e5a      	subs	r2, r3, #1
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8001e46:	fba3 0302 	umull	r0, r3, r3, r2
 8001e4a:	099b      	lsrs	r3, r3, #6
 8001e4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e50:	fb00 f303 	mul.w	r3, r0, r3
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	4a0c      	ldr	r2, [pc, #48]	; (8001e88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	1aca      	subs	r2, r1, r3
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8001e60:	4413      	add	r3, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8001e74:	4619      	mov	r1, r3
 8001e76:	4610      	mov	r0, r2
 8001e78:	f000 faca 	bl	8002410 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8001e7c:	bf00      	nop
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	10624dd3 	.word	0x10624dd3
 8001e88:	000f4240 	.word	0x000f4240
 8001e8c:	3b9aca00 	.word	0x3b9aca00

08001e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	2103      	movs	r1, #3
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff ff08 	bl	8001cb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_Z41__static_initialization_and_destruction_0ii>:
  str_msg.data = hello;
  chatter.publish(&str_msg);
  nh.loginfo("[ID01] ping ..");
  nh.spinOnce();

}
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d110      	bne.n	8001ede <_Z41__static_initialization_and_destruction_0ii+0x32>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d10b      	bne.n	8001ede <_Z41__static_initialization_and_destruction_0ii+0x32>
ros::NodeHandle nh;
 8001ec6:	4808      	ldr	r0, [pc, #32]	; (8001ee8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001ec8:	f7ff fb38 	bl	800153c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 8001ecc:	4807      	ldr	r0, [pc, #28]	; (8001eec <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001ece:	f7ff fa27 	bl	8001320 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	4a05      	ldr	r2, [pc, #20]	; (8001eec <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001ed6:	4906      	ldr	r1, [pc, #24]	; (8001ef0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001ed8:	4806      	ldr	r0, [pc, #24]	; (8001ef4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8001eda:	f7ff f8e3 	bl	80010a4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000098 	.word	0x20000098
 8001eec:	200009d4 	.word	0x200009d4
 8001ef0:	0800794c 	.word	0x0800794c
 8001ef4:	200009dc 	.word	0x200009dc

08001ef8 <_GLOBAL__sub_I_nh>:
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f00:	2001      	movs	r0, #1
 8001f02:	f7ff ffd3 	bl	8001eac <_Z41__static_initialization_and_destruction_0ii>
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f0e:	4b18      	ldr	r3, [pc, #96]	; (8001f70 <HAL_MspInit+0x68>)
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_MspInit+0x68>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	6193      	str	r3, [r2, #24]
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_MspInit+0x68>)
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	60bb      	str	r3, [r7, #8]
 8001f24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_MspInit+0x68>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	4a11      	ldr	r2, [pc, #68]	; (8001f70 <HAL_MspInit+0x68>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f30:	61d3      	str	r3, [r2, #28]
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_MspInit+0x68>)
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	607b      	str	r3, [r7, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	210f      	movs	r1, #15
 8001f42:	f06f 0001 	mvn.w	r0, #1
 8001f46:	f000 fc6a 	bl	800281e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <HAL_MspInit+0x6c>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_MspInit+0x6c>)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000

08001f78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0318 	add.w	r3, r7, #24
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a75      	ldr	r2, [pc, #468]	; (8002168 <HAL_UART_MspInit+0x1f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	f040 8089 	bne.w	80020ac <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f9a:	4b74      	ldr	r3, [pc, #464]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	4a73      	ldr	r2, [pc, #460]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa4:	6193      	str	r3, [r2, #24]
 8001fa6:	4b71      	ldr	r3, [pc, #452]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	4b6e      	ldr	r3, [pc, #440]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	4a6d      	ldr	r2, [pc, #436]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	6193      	str	r3, [r2, #24]
 8001fbe:	4b6b      	ldr	r3, [pc, #428]	; (800216c <HAL_UART_MspInit+0x1f4>)
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f107 0318 	add.w	r3, r7, #24
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4864      	ldr	r0, [pc, #400]	; (8002170 <HAL_UART_MspInit+0x1f8>)
 8001fe0:	f000 fee6 	bl	8002db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	f107 0318 	add.w	r3, r7, #24
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	485d      	ldr	r0, [pc, #372]	; (8002170 <HAL_UART_MspInit+0x1f8>)
 8001ffa:	f000 fed9 	bl	8002db0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001ffe:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002000:	4a5d      	ldr	r2, [pc, #372]	; (8002178 <HAL_UART_MspInit+0x200>)
 8002002:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002004:	4b5b      	ldr	r3, [pc, #364]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002006:	2200      	movs	r2, #0
 8002008:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800200a:	4b5a      	ldr	r3, [pc, #360]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002010:	4b58      	ldr	r3, [pc, #352]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002012:	2280      	movs	r2, #128	; 0x80
 8002014:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002016:	4b57      	ldr	r3, [pc, #348]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800201c:	4b55      	ldr	r3, [pc, #340]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 800201e:	2200      	movs	r2, #0
 8002020:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002022:	4b54      	ldr	r3, [pc, #336]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002024:	2220      	movs	r2, #32
 8002026:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002028:	4b52      	ldr	r3, [pc, #328]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 800202a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800202e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002030:	4850      	ldr	r0, [pc, #320]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002032:	f000 fc1f 	bl	8002874 <HAL_DMA_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800203c:	f7fe f9fa 	bl	8000434 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a4c      	ldr	r2, [pc, #304]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002044:	635a      	str	r2, [r3, #52]	; 0x34
 8002046:	4a4b      	ldr	r2, [pc, #300]	; (8002174 <HAL_UART_MspInit+0x1fc>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800204c:	4b4b      	ldr	r3, [pc, #300]	; (800217c <HAL_UART_MspInit+0x204>)
 800204e:	4a4c      	ldr	r2, [pc, #304]	; (8002180 <HAL_UART_MspInit+0x208>)
 8002050:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002052:	4b4a      	ldr	r3, [pc, #296]	; (800217c <HAL_UART_MspInit+0x204>)
 8002054:	2210      	movs	r2, #16
 8002056:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002058:	4b48      	ldr	r3, [pc, #288]	; (800217c <HAL_UART_MspInit+0x204>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800205e:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_UART_MspInit+0x204>)
 8002060:	2280      	movs	r2, #128	; 0x80
 8002062:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002064:	4b45      	ldr	r3, [pc, #276]	; (800217c <HAL_UART_MspInit+0x204>)
 8002066:	2200      	movs	r2, #0
 8002068:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800206a:	4b44      	ldr	r3, [pc, #272]	; (800217c <HAL_UART_MspInit+0x204>)
 800206c:	2200      	movs	r2, #0
 800206e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002070:	4b42      	ldr	r3, [pc, #264]	; (800217c <HAL_UART_MspInit+0x204>)
 8002072:	2200      	movs	r2, #0
 8002074:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002076:	4b41      	ldr	r3, [pc, #260]	; (800217c <HAL_UART_MspInit+0x204>)
 8002078:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800207c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800207e:	483f      	ldr	r0, [pc, #252]	; (800217c <HAL_UART_MspInit+0x204>)
 8002080:	f000 fbf8 	bl	8002874 <HAL_DMA_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800208a:	f7fe f9d3 	bl	8000434 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a3a      	ldr	r2, [pc, #232]	; (800217c <HAL_UART_MspInit+0x204>)
 8002092:	631a      	str	r2, [r3, #48]	; 0x30
 8002094:	4a39      	ldr	r2, [pc, #228]	; (800217c <HAL_UART_MspInit+0x204>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2105      	movs	r1, #5
 800209e:	2025      	movs	r0, #37	; 0x25
 80020a0:	f000 fbbd 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020a4:	2025      	movs	r0, #37	; 0x25
 80020a6:	f000 fbd6 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80020aa:	e058      	b.n	800215e <HAL_UART_MspInit+0x1e6>
  else if(huart->Instance==USART3)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a34      	ldr	r2, [pc, #208]	; (8002184 <HAL_UART_MspInit+0x20c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d153      	bne.n	800215e <HAL_UART_MspInit+0x1e6>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020b6:	4b2d      	ldr	r3, [pc, #180]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	4a2c      	ldr	r2, [pc, #176]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c0:	61d3      	str	r3, [r2, #28]
 80020c2:	4b2a      	ldr	r3, [pc, #168]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	4b27      	ldr	r3, [pc, #156]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	4a26      	ldr	r2, [pc, #152]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020d4:	f043 0308 	orr.w	r3, r3, #8
 80020d8:	6193      	str	r3, [r2, #24]
 80020da:	4b24      	ldr	r3, [pc, #144]	; (800216c <HAL_UART_MspInit+0x1f4>)
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ec:	2312      	movs	r3, #18
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020f0:	2303      	movs	r3, #3
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f4:	f107 0318 	add.w	r3, r7, #24
 80020f8:	4619      	mov	r1, r3
 80020fa:	4823      	ldr	r0, [pc, #140]	; (8002188 <HAL_UART_MspInit+0x210>)
 80020fc:	f000 fe58 	bl	8002db0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002100:	4b22      	ldr	r3, [pc, #136]	; (800218c <HAL_UART_MspInit+0x214>)
 8002102:	4a23      	ldr	r2, [pc, #140]	; (8002190 <HAL_UART_MspInit+0x218>)
 8002104:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002106:	4b21      	ldr	r3, [pc, #132]	; (800218c <HAL_UART_MspInit+0x214>)
 8002108:	2200      	movs	r2, #0
 800210a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800210c:	4b1f      	ldr	r3, [pc, #124]	; (800218c <HAL_UART_MspInit+0x214>)
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002112:	4b1e      	ldr	r3, [pc, #120]	; (800218c <HAL_UART_MspInit+0x214>)
 8002114:	2280      	movs	r2, #128	; 0x80
 8002116:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002118:	4b1c      	ldr	r3, [pc, #112]	; (800218c <HAL_UART_MspInit+0x214>)
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800211e:	4b1b      	ldr	r3, [pc, #108]	; (800218c <HAL_UART_MspInit+0x214>)
 8002120:	2200      	movs	r2, #0
 8002122:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002124:	4b19      	ldr	r3, [pc, #100]	; (800218c <HAL_UART_MspInit+0x214>)
 8002126:	2220      	movs	r2, #32
 8002128:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800212a:	4b18      	ldr	r3, [pc, #96]	; (800218c <HAL_UART_MspInit+0x214>)
 800212c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002130:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002132:	4816      	ldr	r0, [pc, #88]	; (800218c <HAL_UART_MspInit+0x214>)
 8002134:	f000 fb9e 	bl	8002874 <HAL_DMA_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <HAL_UART_MspInit+0x1ca>
      Error_Handler();
 800213e:	f7fe f979 	bl	8000434 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a11      	ldr	r2, [pc, #68]	; (800218c <HAL_UART_MspInit+0x214>)
 8002146:	635a      	str	r2, [r3, #52]	; 0x34
 8002148:	4a10      	ldr	r2, [pc, #64]	; (800218c <HAL_UART_MspInit+0x214>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2105      	movs	r1, #5
 8002152:	2027      	movs	r0, #39	; 0x27
 8002154:	f000 fb63 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002158:	2027      	movs	r0, #39	; 0x27
 800215a:	f000 fb7c 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3728      	adds	r7, #40	; 0x28
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40013800 	.word	0x40013800
 800216c:	40021000 	.word	0x40021000
 8002170:	40010800 	.word	0x40010800
 8002174:	20002494 	.word	0x20002494
 8002178:	40020058 	.word	0x40020058
 800217c:	20002450 	.word	0x20002450
 8002180:	40020044 	.word	0x40020044
 8002184:	40004800 	.word	0x40004800
 8002188:	40010c00 	.word	0x40010c00
 800218c:	2000234c 	.word	0x2000234c
 8002190:	40020030 	.word	0x40020030

08002194 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08c      	sub	sp, #48	; 0x30
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80021a4:	2200      	movs	r2, #0
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	2019      	movs	r0, #25
 80021aa:	f000 fb38 	bl	800281e <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80021ae:	2019      	movs	r0, #25
 80021b0:	f000 fb51 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80021b4:	4b1e      	ldr	r3, [pc, #120]	; (8002230 <HAL_InitTick+0x9c>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	4a1d      	ldr	r2, [pc, #116]	; (8002230 <HAL_InitTick+0x9c>)
 80021ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021be:	6193      	str	r3, [r2, #24]
 80021c0:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <HAL_InitTick+0x9c>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021cc:	f107 0210 	add.w	r2, r7, #16
 80021d0:	f107 0314 	add.w	r3, r7, #20
 80021d4:	4611      	mov	r1, r2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f001 fb74 	bl	80038c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80021dc:	f001 fb5e 	bl	800389c <HAL_RCC_GetPCLK2Freq>
 80021e0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e4:	4a13      	ldr	r2, [pc, #76]	; (8002234 <HAL_InitTick+0xa0>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	0c9b      	lsrs	r3, r3, #18
 80021ec:	3b01      	subs	r3, #1
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_InitTick+0xa4>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	; (800223c <HAL_InitTick+0xa8>)
 80021f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <HAL_InitTick+0xa4>)
 80021f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021fc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80021fe:	4a0e      	ldr	r2, [pc, #56]	; (8002238 <HAL_InitTick+0xa4>)
 8002200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002202:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <HAL_InitTick+0xa4>)
 8002206:	2200      	movs	r2, #0
 8002208:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <HAL_InitTick+0xa4>)
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002210:	4809      	ldr	r0, [pc, #36]	; (8002238 <HAL_InitTick+0xa4>)
 8002212:	f001 fba5 	bl	8003960 <HAL_TIM_Base_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d104      	bne.n	8002226 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800221c:	4806      	ldr	r0, [pc, #24]	; (8002238 <HAL_InitTick+0xa4>)
 800221e:	f001 fbf7 	bl	8003a10 <HAL_TIM_Base_Start_IT>
 8002222:	4603      	mov	r3, r0
 8002224:	e000      	b.n	8002228 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
}
 8002228:	4618      	mov	r0, r3
 800222a:	3730      	adds	r7, #48	; 0x30
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000
 8002234:	431bde83 	.word	0x431bde83
 8002238:	20002538 	.word	0x20002538
 800223c:	40012c00 	.word	0x40012c00

08002240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <NMI_Handler+0x4>

08002246 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800224a:	e7fe      	b.n	800224a <HardFault_Handler+0x4>

0800224c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002250:	e7fe      	b.n	8002250 <MemManage_Handler+0x4>

08002252 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002256:	e7fe      	b.n	8002256 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	e7fe      	b.n	800225c <UsageFault_Handler+0x4>

0800225e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr
	...

0800226c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */


  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002270:	4802      	ldr	r0, [pc, #8]	; (800227c <DMA1_Channel3_IRQHandler+0x10>)
 8002272:	f000 fc69 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000234c 	.word	0x2000234c

08002280 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002284:	4802      	ldr	r0, [pc, #8]	; (8002290 <DMA1_Channel4_IRQHandler+0x10>)
 8002286:	f000 fc5f 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20002450 	.word	0x20002450

08002294 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002298:	4802      	ldr	r0, [pc, #8]	; (80022a4 <DMA1_Channel5_IRQHandler+0x10>)
 800229a:	f000 fc55 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20002494 	.word	0x20002494

080022a8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022ac:	4802      	ldr	r0, [pc, #8]	; (80022b8 <TIM1_UP_IRQHandler+0x10>)
 80022ae:	f001 fc01 	bl	8003ab4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20002538 	.word	0x20002538

080022bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <USART1_IRQHandler+0x10>)
 80022c2:	f002 f813 	bl	80042ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200024d8 	.word	0x200024d8

080022d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_RXNE) == RESET) {
 80022d6:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <USART3_IRQHandler+0x70>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b20      	cmp	r3, #32
 80022e2:	d025      	beq.n	8002330 <USART3_IRQHandler+0x60>
		HAL_UART_DMAStop(&huart3) ;
 80022e4:	4816      	ldr	r0, [pc, #88]	; (8002340 <USART3_IRQHandler+0x70>)
 80022e6:	f001 ffa5 	bl	8004234 <HAL_UART_DMAStop>
		_data.dataSize  = MAX_DATA_LENGTH - __HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 80022ea:	4b16      	ldr	r3, [pc, #88]	; (8002344 <USART3_IRQHandler+0x74>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	4b13      	ldr	r3, [pc, #76]	; (8002348 <USART3_IRQHandler+0x78>)
 80022fa:	801a      	strh	r2, [r3, #0]
		memcpy(_data.data,rx_buffer,_data.dataSize);
 80022fc:	4b12      	ldr	r3, [pc, #72]	; (8002348 <USART3_IRQHandler+0x78>)
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	4912      	ldr	r1, [pc, #72]	; (800234c <USART3_IRQHandler+0x7c>)
 8002304:	4812      	ldr	r0, [pc, #72]	; (8002350 <USART3_IRQHandler+0x80>)
 8002306:	f005 f917 	bl	8007538 <memcpy>
		xl480_setRxData(&_data);
 800230a:	480f      	ldr	r0, [pc, #60]	; (8002348 <USART3_IRQHandler+0x78>)
 800230c:	f000 f95e 	bl	80025cc <xl480_setRxData>
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002310:	2300      	movs	r3, #0
 8002312:	607b      	str	r3, [r7, #4]
 8002314:	4b0a      	ldr	r3, [pc, #40]	; (8002340 <USART3_IRQHandler+0x70>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	607b      	str	r3, [r7, #4]
 800231c:	4b08      	ldr	r3, [pc, #32]	; (8002340 <USART3_IRQHandler+0x70>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
		HAL_UART_Receive_DMA(&huart3, rx_buffer, 64);
 8002326:	2240      	movs	r2, #64	; 0x40
 8002328:	4908      	ldr	r1, [pc, #32]	; (800234c <USART3_IRQHandler+0x7c>)
 800232a:	4805      	ldr	r0, [pc, #20]	; (8002340 <USART3_IRQHandler+0x70>)
 800232c:	f001 ff02 	bl	8004134 <HAL_UART_Receive_DMA>
	}
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002330:	4803      	ldr	r0, [pc, #12]	; (8002340 <USART3_IRQHandler+0x70>)
 8002332:	f001 ffdb 	bl	80042ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20002390 	.word	0x20002390
 8002344:	2000234c 	.word	0x2000234c
 8002348:	20002580 	.word	0x20002580
 800234c:	20002410 	.word	0x20002410
 8002350:	20002582 	.word	0x20002582

08002354 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
	return 1;
 8002358:	2301      	movs	r3, #1
}
 800235a:	4618      	mov	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr

08002362 <_kill>:

int _kill(int pid, int sig)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
 800236a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800236c:	f005 f8ba 	bl	80074e4 <__errno>
 8002370:	4602      	mov	r2, r0
 8002372:	2316      	movs	r3, #22
 8002374:	6013      	str	r3, [r2, #0]
	return -1;
 8002376:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <_exit>:

void _exit (int status)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800238a:	f04f 31ff 	mov.w	r1, #4294967295
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ffe7 	bl	8002362 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002394:	e7fe      	b.n	8002394 <_exit+0x12>
	...

08002398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <_sbrk+0x5c>)
 80023a2:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <_sbrk+0x60>)
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ac:	4b13      	ldr	r3, [pc, #76]	; (80023fc <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <_sbrk+0x64>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <_sbrk+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d207      	bcs.n	80023d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c8:	f005 f88c 	bl	80074e4 <__errno>
 80023cc:	4602      	mov	r2, r0
 80023ce:	230c      	movs	r3, #12
 80023d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295
 80023d6:	e009      	b.n	80023ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	4a05      	ldr	r2, [pc, #20]	; (80023fc <_sbrk+0x64>)
 80023e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20005000 	.word	0x20005000
 80023f8:	00000400 	.word	0x00000400
 80023fc:	200009f0 	.word	0x200009f0
 8002400:	20002610 	.word	0x20002610

08002404 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	0a5a      	lsrs	r2, r3, #9
 8002420:	490f      	ldr	r1, [pc, #60]	; (8002460 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8002422:	fba1 1202 	umull	r1, r2, r1, r2
 8002426:	09d2      	lsrs	r2, r2, #7
 8002428:	490e      	ldr	r1, [pc, #56]	; (8002464 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800242a:	fb01 f202 	mul.w	r2, r1, r2
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	0a5b      	lsrs	r3, r3, #9
 8002438:	4a09      	ldr	r2, [pc, #36]	; (8002460 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	09db      	lsrs	r3, r3, #7
 8002440:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	441a      	add	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	601a      	str	r2, [r3, #0]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	00044b83 	.word	0x00044b83
 8002464:	3b9aca00 	.word	0x3b9aca00

08002468 <xl480_int>:

#include "xl480.h"


void xl480_int(UART_HandleTypeDef *huart)
{
 8002468:	b5b0      	push	{r4, r5, r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	_huart = *huart;
 8002470:	4a0c      	ldr	r2, [pc, #48]	; (80024a4 <xl480_int+0x3c>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4614      	mov	r4, r2
 8002476:	461d      	mov	r5, r3
 8002478:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800247a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800247c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800247e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002480:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002482:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002484:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002488:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_UART_Receive_DMA(&_huart, rx_buffer, 64);
 800248c:	2240      	movs	r2, #64	; 0x40
 800248e:	4906      	ldr	r1, [pc, #24]	; (80024a8 <xl480_int+0x40>)
 8002490:	4804      	ldr	r0, [pc, #16]	; (80024a4 <xl480_int+0x3c>)
 8002492:	f001 fe4f 	bl	8004134 <HAL_UART_Receive_DMA>
	HAL_HalfDuplex_EnableReceiver(&_huart);
 8002496:	4803      	ldr	r0, [pc, #12]	; (80024a4 <xl480_int+0x3c>)
 8002498:	f002 f876 	bl	8004588 <HAL_HalfDuplex_EnableReceiver>
}
 800249c:	bf00      	nop
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bdb0      	pop	{r4, r5, r7, pc}
 80024a4:	200023d0 	.word	0x200023d0
 80024a8:	20002410 	.word	0x20002410

080024ac <xl480_writebuffer>:

void xl480_writebuffer(uint8_t * dataBuf,uint16_t data_length)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
	HAL_HalfDuplex_EnableTransmitter(&_huart);
 80024b8:	4807      	ldr	r0, [pc, #28]	; (80024d8 <xl480_writebuffer+0x2c>)
 80024ba:	f002 f832 	bl	8004522 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(&_huart, dataBuf, data_length, 100);
 80024be:	887a      	ldrh	r2, [r7, #2]
 80024c0:	2364      	movs	r3, #100	; 0x64
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	4804      	ldr	r0, [pc, #16]	; (80024d8 <xl480_writebuffer+0x2c>)
 80024c6:	f001 fd37 	bl	8003f38 <HAL_UART_Transmit>
	HAL_HalfDuplex_EnableReceiver(&_huart);
 80024ca:	4803      	ldr	r0, [pc, #12]	; (80024d8 <xl480_writebuffer+0x2c>)
 80024cc:	f002 f85c 	bl	8004588 <HAL_HalfDuplex_EnableReceiver>
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200023d0 	.word	0x200023d0

080024dc <update_crc>:
	return _retData;

}

uint16_t update_crc(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	463b      	mov	r3, r7
 80024e6:	6019      	str	r1, [r3, #0]
 80024e8:	4611      	mov	r1, r2
 80024ea:	1dbb      	adds	r3, r7, #6
 80024ec:	4602      	mov	r2, r0
 80024ee:	801a      	strh	r2, [r3, #0]
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	460a      	mov	r2, r1
 80024f4:	801a      	strh	r2, [r3, #0]
    uint16_t i, j;
    uint16_t crc_table[256] = {
 80024f6:	f107 030c 	add.w	r3, r7, #12
 80024fa:	4a1e      	ldr	r2, [pc, #120]	; (8002574 <update_crc+0x98>)
 80024fc:	4618      	mov	r0, r3
 80024fe:	4611      	mov	r1, r2
 8002500:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002504:	461a      	mov	r2, r3
 8002506:	f005 f817 	bl	8007538 <memcpy>
        0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
        0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
        0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
    };

    for(j = 0; j < data_blk_size; j++)
 800250a:	2300      	movs	r3, #0
 800250c:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8002510:	e023      	b.n	800255a <update_crc+0x7e>
    {
        i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8002512:	1dbb      	adds	r3, r7, #6
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	0a1b      	lsrs	r3, r3, #8
 8002518:	b29a      	uxth	r2, r3
 800251a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800251e:	4639      	mov	r1, r7
 8002520:	6809      	ldr	r1, [r1, #0]
 8002522:	440b      	add	r3, r1
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	b29b      	uxth	r3, r3
 8002528:	4053      	eors	r3, r2
 800252a:	b29b      	uxth	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
        crc_accum = (crc_accum << 8) ^ crc_table[i];
 8002532:	1dbb      	adds	r3, r7, #6
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	b21a      	sxth	r2, r3
 800253a:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 800253e:	f107 030c 	add.w	r3, r7, #12
 8002542:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002546:	b21b      	sxth	r3, r3
 8002548:	4053      	eors	r3, r2
 800254a:	b21a      	sxth	r2, r3
 800254c:	1dbb      	adds	r3, r7, #6
 800254e:	801a      	strh	r2, [r3, #0]
    for(j = 0; j < data_blk_size; j++)
 8002550:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8002554:	3301      	adds	r3, #1
 8002556:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d3d5      	bcc.n	8002512 <update_crc+0x36>
    }

    return crc_accum;
 8002566:	1dbb      	adds	r3, r7, #6
 8002568:	881b      	ldrh	r3, [r3, #0]
}
 800256a:	4618      	mov	r0, r3
 800256c:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	08007954 	.word	0x08007954

08002578 <xl480_ping>:


/*---------api functions----------*/
void xl480_ping(uint8_t ID)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
	uint8_t __buffer[10] = {0xFF,0xFF,0xFD,0x00,0X00,0x03,0x00,0x01,0x00,0x00};
 8002582:	4a11      	ldr	r2, [pc, #68]	; (80025c8 <xl480_ping+0x50>)
 8002584:	f107 030c 	add.w	r3, r7, #12
 8002588:	ca07      	ldmia	r2, {r0, r1, r2}
 800258a:	c303      	stmia	r3!, {r0, r1}
 800258c:	801a      	strh	r2, [r3, #0]
	__buffer[4] = ID;
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	743b      	strb	r3, [r7, #16]
	uint16_t crc =update_crc(0,__buffer,8);
 8002592:	f107 030c 	add.w	r3, r7, #12
 8002596:	2208      	movs	r2, #8
 8002598:	4619      	mov	r1, r3
 800259a:	2000      	movs	r0, #0
 800259c:	f7ff ff9e 	bl	80024dc <update_crc>
 80025a0:	4603      	mov	r3, r0
 80025a2:	82fb      	strh	r3, [r7, #22]
	__buffer[9] = (crc>>8) & 0x00FF;
 80025a4:	8afb      	ldrh	r3, [r7, #22]
 80025a6:	0a1b      	lsrs	r3, r3, #8
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	757b      	strb	r3, [r7, #21]
	__buffer[8] = (crc & 0x00FF);
 80025ae:	8afb      	ldrh	r3, [r7, #22]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	753b      	strb	r3, [r7, #20]

	xl480_writebuffer(__buffer,10);
 80025b4:	f107 030c 	add.w	r3, r7, #12
 80025b8:	210a      	movs	r1, #10
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff ff76 	bl	80024ac <xl480_writebuffer>


}
 80025c0:	bf00      	nop
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	08007b54 	.word	0x08007b54

080025cc <xl480_setRxData>:

void xl480_setRxData(struct rxData *data)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	_rxData = *data;
 80025d4:	4a09      	ldr	r2, [pc, #36]	; (80025fc <xl480_setRxData+0x30>)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4610      	mov	r0, r2
 80025da:	4619      	mov	r1, r3
 80025dc:	2342      	movs	r3, #66	; 0x42
 80025de:	461a      	mov	r2, r3
 80025e0:	f004 ffaa 	bl	8007538 <memcpy>
	memset(rx_buffer,0,data->dataSize);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	461a      	mov	r2, r3
 80025ea:	2100      	movs	r1, #0
 80025ec:	4804      	ldr	r0, [pc, #16]	; (8002600 <xl480_setRxData+0x34>)
 80025ee:	f004 ffae 	bl	800754e <memset>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20002304 	.word	0x20002304
 8002600:	20002410 	.word	0x20002410

08002604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002604:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002606:	e003      	b.n	8002610 <LoopCopyDataInit>

08002608 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002608:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800260a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800260c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800260e:	3104      	adds	r1, #4

08002610 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002610:	480a      	ldr	r0, [pc, #40]	; (800263c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002612:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002614:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002616:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002618:	d3f6      	bcc.n	8002608 <CopyDataInit>
  ldr r2, =_sbss
 800261a:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800261c:	e002      	b.n	8002624 <LoopFillZerobss>

0800261e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800261e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002620:	f842 3b04 	str.w	r3, [r2], #4

08002624 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002624:	4b08      	ldr	r3, [pc, #32]	; (8002648 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002626:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002628:	d3f9      	bcc.n	800261e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800262a:	f7ff feeb 	bl	8002404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262e:	f004 ff5f 	bl	80074f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002632:	f7fd fd95 	bl	8000160 <main>
  bx lr
 8002636:	4770      	bx	lr
  ldr r3, =_sidata
 8002638:	08007ca8 	.word	0x08007ca8
  ldr r0, =_sdata
 800263c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002640:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8002644:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8002648:	2000260c 	.word	0x2000260c

0800264c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC1_2_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	; (8002678 <HAL_Init+0x28>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	; (8002678 <HAL_Init+0x28>)
 800265a:	f043 0310 	orr.w	r3, r3, #16
 800265e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 f8d1 	bl	8002808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	2000      	movs	r0, #0
 8002668:	f7ff fd94 	bl	8002194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fc4c 	bl	8001f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40022000 	.word	0x40022000

0800267c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <HAL_IncTick+0x1c>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	461a      	mov	r2, r3
 8002686:	4b05      	ldr	r3, [pc, #20]	; (800269c <HAL_IncTick+0x20>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4413      	add	r3, r2
 800268c:	4a03      	ldr	r2, [pc, #12]	; (800269c <HAL_IncTick+0x20>)
 800268e:	6013      	str	r3, [r2, #0]
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr
 8002698:	20000008 	.word	0x20000008
 800269c:	200025c4 	.word	0x200025c4

080026a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return uwTick;
 80026a4:	4b02      	ldr	r3, [pc, #8]	; (80026b0 <HAL_GetTick+0x10>)
 80026a6:	681b      	ldr	r3, [r3, #0]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	200025c4 	.word	0x200025c4

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	; (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	2b00      	cmp	r3, #0
 8002728:	db0b      	blt.n	8002742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	4906      	ldr	r1, [pc, #24]	; (800274c <__NVIC_EnableIRQ+0x34>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2001      	movs	r0, #1
 800273a:	fa00 f202 	lsl.w	r2, r0, r2
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	e000e100 	.word	0xe000e100

08002750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	6039      	str	r1, [r7, #0]
 800275a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002760:	2b00      	cmp	r3, #0
 8002762:	db0a      	blt.n	800277a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	b2da      	uxtb	r2, r3
 8002768:	490c      	ldr	r1, [pc, #48]	; (800279c <__NVIC_SetPriority+0x4c>)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	0112      	lsls	r2, r2, #4
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	440b      	add	r3, r1
 8002774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002778:	e00a      	b.n	8002790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4908      	ldr	r1, [pc, #32]	; (80027a0 <__NVIC_SetPriority+0x50>)
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	3b04      	subs	r3, #4
 8002788:	0112      	lsls	r2, r2, #4
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	440b      	add	r3, r1
 800278e:	761a      	strb	r2, [r3, #24]
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000e100 	.word	0xe000e100
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	; 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f1c3 0307 	rsb	r3, r3, #7
 80027be:	2b04      	cmp	r3, #4
 80027c0:	bf28      	it	cs
 80027c2:	2304      	movcs	r3, #4
 80027c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3304      	adds	r3, #4
 80027ca:	2b06      	cmp	r3, #6
 80027cc:	d902      	bls.n	80027d4 <NVIC_EncodePriority+0x30>
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3b03      	subs	r3, #3
 80027d2:	e000      	b.n	80027d6 <NVIC_EncodePriority+0x32>
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43da      	mvns	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	401a      	ands	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	43d9      	mvns	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027fc:	4313      	orrs	r3, r2
         );
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3724      	adds	r7, #36	; 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff ff4f 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	4603      	mov	r3, r0
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002830:	f7ff ff64 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	6978      	ldr	r0, [r7, #20]
 800283c:	f7ff ffb2 	bl	80027a4 <NVIC_EncodePriority>
 8002840:	4602      	mov	r2, r0
 8002842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff81 	bl	8002750 <__NVIC_SetPriority>
}
 800284e:	bf00      	nop
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff57 	bl	8002718 <__NVIC_EnableIRQ>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e043      	b.n	8002912 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	4b22      	ldr	r3, [pc, #136]	; (800291c <HAL_DMA_Init+0xa8>)
 8002892:	4413      	add	r3, r2
 8002894:	4a22      	ldr	r2, [pc, #136]	; (8002920 <HAL_DMA_Init+0xac>)
 8002896:	fba2 2303 	umull	r2, r3, r2, r3
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	009a      	lsls	r2, r3, #2
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a1f      	ldr	r2, [pc, #124]	; (8002924 <HAL_DMA_Init+0xb0>)
 80028a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80028be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80028c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	bffdfff8 	.word	0xbffdfff8
 8002920:	cccccccd 	.word	0xcccccccd
 8002924:	40020000 	.word	0x40020000

08002928 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
 8002934:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d101      	bne.n	8002948 <HAL_DMA_Start_IT+0x20>
 8002944:	2302      	movs	r3, #2
 8002946:	e04a      	b.n	80029de <HAL_DMA_Start_IT+0xb6>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002956:	2b01      	cmp	r3, #1
 8002958:	d13a      	bne.n	80029d0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2202      	movs	r2, #2
 800295e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	68b9      	ldr	r1, [r7, #8]
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f9e8 	bl	8002d54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002988:	2b00      	cmp	r3, #0
 800298a:	d008      	beq.n	800299e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 020e 	orr.w	r2, r2, #14
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	e00f      	b.n	80029be <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0204 	bic.w	r2, r2, #4
 80029ac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f042 020a 	orr.w	r2, r2, #10
 80029bc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	e005      	b.n	80029dc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029d8:	2302      	movs	r3, #2
 80029da:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b085      	sub	sp, #20
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d008      	beq.n	8002a0e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2204      	movs	r2, #4
 8002a00:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e020      	b.n	8002a50 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 020e 	bic.w	r2, r2, #14
 8002a1c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a36:	2101      	movs	r1, #1
 8002a38:	fa01 f202 	lsl.w	r2, r1, r2
 8002a3c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
	...

08002a5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d005      	beq.n	8002a7e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2204      	movs	r2, #4
 8002a76:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
 8002a7c:	e051      	b.n	8002b22 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f022 020e 	bic.w	r2, r2, #14
 8002a8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a22      	ldr	r2, [pc, #136]	; (8002b2c <HAL_DMA_Abort_IT+0xd0>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d029      	beq.n	8002afc <HAL_DMA_Abort_IT+0xa0>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <HAL_DMA_Abort_IT+0xd4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d022      	beq.n	8002af8 <HAL_DMA_Abort_IT+0x9c>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1f      	ldr	r2, [pc, #124]	; (8002b34 <HAL_DMA_Abort_IT+0xd8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d01a      	beq.n	8002af2 <HAL_DMA_Abort_IT+0x96>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <HAL_DMA_Abort_IT+0xdc>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d012      	beq.n	8002aec <HAL_DMA_Abort_IT+0x90>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a1c      	ldr	r2, [pc, #112]	; (8002b3c <HAL_DMA_Abort_IT+0xe0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00a      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x8a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	; (8002b40 <HAL_DMA_Abort_IT+0xe4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d102      	bne.n	8002ae0 <HAL_DMA_Abort_IT+0x84>
 8002ada:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ade:	e00e      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002ae0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ae4:	e00b      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002ae6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002aea:	e008      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af0:	e005      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002af2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af6:	e002      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002af8:	2310      	movs	r3, #16
 8002afa:	e000      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002afc:	2301      	movs	r3, #1
 8002afe:	4a11      	ldr	r2, [pc, #68]	; (8002b44 <HAL_DMA_Abort_IT+0xe8>)
 8002b00:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	4798      	blx	r3
    } 
  }
  return status;
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40020008 	.word	0x40020008
 8002b30:	4002001c 	.word	0x4002001c
 8002b34:	40020030 	.word	0x40020030
 8002b38:	40020044 	.word	0x40020044
 8002b3c:	40020058 	.word	0x40020058
 8002b40:	4002006c 	.word	0x4002006c
 8002b44:	40020000 	.word	0x40020000

08002b48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	2204      	movs	r2, #4
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d04f      	beq.n	8002c10 <HAL_DMA_IRQHandler+0xc8>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f003 0304 	and.w	r3, r3, #4
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d04a      	beq.n	8002c10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d107      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0204 	bic.w	r2, r2, #4
 8002b96:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a66      	ldr	r2, [pc, #408]	; (8002d38 <HAL_DMA_IRQHandler+0x1f0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d029      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0xae>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a65      	ldr	r2, [pc, #404]	; (8002d3c <HAL_DMA_IRQHandler+0x1f4>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d022      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xaa>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a63      	ldr	r2, [pc, #396]	; (8002d40 <HAL_DMA_IRQHandler+0x1f8>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d01a      	beq.n	8002bec <HAL_DMA_IRQHandler+0xa4>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a62      	ldr	r2, [pc, #392]	; (8002d44 <HAL_DMA_IRQHandler+0x1fc>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d012      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x9e>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a60      	ldr	r2, [pc, #384]	; (8002d48 <HAL_DMA_IRQHandler+0x200>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d00a      	beq.n	8002be0 <HAL_DMA_IRQHandler+0x98>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a5f      	ldr	r2, [pc, #380]	; (8002d4c <HAL_DMA_IRQHandler+0x204>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d102      	bne.n	8002bda <HAL_DMA_IRQHandler+0x92>
 8002bd4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bd8:	e00e      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002bda:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002bde:	e00b      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002be0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002be4:	e008      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002be6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bea:	e005      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bf0:	e002      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002bf2:	2340      	movs	r3, #64	; 0x40
 8002bf4:	e000      	b.n	8002bf8 <HAL_DMA_IRQHandler+0xb0>
 8002bf6:	2304      	movs	r3, #4
 8002bf8:	4a55      	ldr	r2, [pc, #340]	; (8002d50 <HAL_DMA_IRQHandler+0x208>)
 8002bfa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 8094 	beq.w	8002d2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c0e:	e08e      	b.n	8002d2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	2202      	movs	r2, #2
 8002c16:	409a      	lsls	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d056      	beq.n	8002cce <HAL_DMA_IRQHandler+0x186>
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d051      	beq.n	8002cce <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0320 	and.w	r3, r3, #32
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10b      	bne.n	8002c50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 020a 	bic.w	r2, r2, #10
 8002c46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a38      	ldr	r2, [pc, #224]	; (8002d38 <HAL_DMA_IRQHandler+0x1f0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d029      	beq.n	8002cae <HAL_DMA_IRQHandler+0x166>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a37      	ldr	r2, [pc, #220]	; (8002d3c <HAL_DMA_IRQHandler+0x1f4>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d022      	beq.n	8002caa <HAL_DMA_IRQHandler+0x162>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a35      	ldr	r2, [pc, #212]	; (8002d40 <HAL_DMA_IRQHandler+0x1f8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d01a      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x15c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a34      	ldr	r2, [pc, #208]	; (8002d44 <HAL_DMA_IRQHandler+0x1fc>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d012      	beq.n	8002c9e <HAL_DMA_IRQHandler+0x156>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a32      	ldr	r2, [pc, #200]	; (8002d48 <HAL_DMA_IRQHandler+0x200>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x150>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a31      	ldr	r2, [pc, #196]	; (8002d4c <HAL_DMA_IRQHandler+0x204>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d102      	bne.n	8002c92 <HAL_DMA_IRQHandler+0x14a>
 8002c8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002c90:	e00e      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c96:	e00b      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002c98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c9c:	e008      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002c9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ca2:	e005      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002ca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ca8:	e002      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002caa:	2320      	movs	r3, #32
 8002cac:	e000      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x168>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	4a27      	ldr	r2, [pc, #156]	; (8002d50 <HAL_DMA_IRQHandler+0x208>)
 8002cb2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d034      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ccc:	e02f      	b.n	8002d2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	2208      	movs	r2, #8
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d028      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x1e8>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	f003 0308 	and.w	r3, r3, #8
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d023      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 020e 	bic.w	r2, r2, #14
 8002cf6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d00:	2101      	movs	r1, #1
 8002d02:	fa01 f202 	lsl.w	r2, r1, r2
 8002d06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d004      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	4798      	blx	r3
    }
  }
  return;
 8002d2e:	bf00      	nop
 8002d30:	bf00      	nop
}
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40020008 	.word	0x40020008
 8002d3c:	4002001c 	.word	0x4002001c
 8002d40:	40020030 	.word	0x40020030
 8002d44:	40020044 	.word	0x40020044
 8002d48:	40020058 	.word	0x40020058
 8002d4c:	4002006c 	.word	0x4002006c
 8002d50:	40020000 	.word	0x40020000

08002d54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b10      	cmp	r3, #16
 8002d80:	d108      	bne.n	8002d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d92:	e007      	b.n	8002da4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	60da      	str	r2, [r3, #12]
}
 8002da4:	bf00      	nop
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
	...

08002db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b08b      	sub	sp, #44	; 0x2c
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dc2:	e127      	b.n	8003014 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	f040 8116 	bne.w	800300e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b12      	cmp	r3, #18
 8002de8:	d034      	beq.n	8002e54 <HAL_GPIO_Init+0xa4>
 8002dea:	2b12      	cmp	r3, #18
 8002dec:	d80d      	bhi.n	8002e0a <HAL_GPIO_Init+0x5a>
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d02b      	beq.n	8002e4a <HAL_GPIO_Init+0x9a>
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d804      	bhi.n	8002e00 <HAL_GPIO_Init+0x50>
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d031      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d01c      	beq.n	8002e38 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dfe:	e048      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	d043      	beq.n	8002e8c <HAL_GPIO_Init+0xdc>
 8002e04:	2b11      	cmp	r3, #17
 8002e06:	d01b      	beq.n	8002e40 <HAL_GPIO_Init+0x90>
          break;
 8002e08:	e043      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002e0a:	4a89      	ldr	r2, [pc, #548]	; (8003030 <HAL_GPIO_Init+0x280>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d026      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
 8002e10:	4a87      	ldr	r2, [pc, #540]	; (8003030 <HAL_GPIO_Init+0x280>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d806      	bhi.n	8002e24 <HAL_GPIO_Init+0x74>
 8002e16:	4a87      	ldr	r2, [pc, #540]	; (8003034 <HAL_GPIO_Init+0x284>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d020      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
 8002e1c:	4a86      	ldr	r2, [pc, #536]	; (8003038 <HAL_GPIO_Init+0x288>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
          break;
 8002e22:	e036      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002e24:	4a85      	ldr	r2, [pc, #532]	; (800303c <HAL_GPIO_Init+0x28c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d019      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
 8002e2a:	4a85      	ldr	r2, [pc, #532]	; (8003040 <HAL_GPIO_Init+0x290>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d016      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
 8002e30:	4a84      	ldr	r2, [pc, #528]	; (8003044 <HAL_GPIO_Init+0x294>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_GPIO_Init+0xae>
          break;
 8002e36:	e02c      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	623b      	str	r3, [r7, #32]
          break;
 8002e3e:	e028      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	3304      	adds	r3, #4
 8002e46:	623b      	str	r3, [r7, #32]
          break;
 8002e48:	e023      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	3308      	adds	r3, #8
 8002e50:	623b      	str	r3, [r7, #32]
          break;
 8002e52:	e01e      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	330c      	adds	r3, #12
 8002e5a:	623b      	str	r3, [r7, #32]
          break;
 8002e5c:	e019      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d102      	bne.n	8002e6c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e66:	2304      	movs	r3, #4
 8002e68:	623b      	str	r3, [r7, #32]
          break;
 8002e6a:	e012      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d105      	bne.n	8002e80 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e74:	2308      	movs	r3, #8
 8002e76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69fa      	ldr	r2, [r7, #28]
 8002e7c:	611a      	str	r2, [r3, #16]
          break;
 8002e7e:	e008      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e80:	2308      	movs	r3, #8
 8002e82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69fa      	ldr	r2, [r7, #28]
 8002e88:	615a      	str	r2, [r3, #20]
          break;
 8002e8a:	e002      	b.n	8002e92 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	623b      	str	r3, [r7, #32]
          break;
 8002e90:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	2bff      	cmp	r3, #255	; 0xff
 8002e96:	d801      	bhi.n	8002e9c <HAL_GPIO_Init+0xec>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	e001      	b.n	8002ea0 <HAL_GPIO_Init+0xf0>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2bff      	cmp	r3, #255	; 0xff
 8002ea6:	d802      	bhi.n	8002eae <HAL_GPIO_Init+0xfe>
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	e002      	b.n	8002eb4 <HAL_GPIO_Init+0x104>
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	3b08      	subs	r3, #8
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	210f      	movs	r1, #15
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	401a      	ands	r2, r3
 8002ec6:	6a39      	ldr	r1, [r7, #32]
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 8096 	beq.w	800300e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ee2:	4b59      	ldr	r3, [pc, #356]	; (8003048 <HAL_GPIO_Init+0x298>)
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	4a58      	ldr	r2, [pc, #352]	; (8003048 <HAL_GPIO_Init+0x298>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6193      	str	r3, [r2, #24]
 8002eee:	4b56      	ldr	r3, [pc, #344]	; (8003048 <HAL_GPIO_Init+0x298>)
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002efa:	4a54      	ldr	r2, [pc, #336]	; (800304c <HAL_GPIO_Init+0x29c>)
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	089b      	lsrs	r3, r3, #2
 8002f00:	3302      	adds	r3, #2
 8002f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f06:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	220f      	movs	r2, #15
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a4b      	ldr	r2, [pc, #300]	; (8003050 <HAL_GPIO_Init+0x2a0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_GPIO_Init+0x19e>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a4a      	ldr	r2, [pc, #296]	; (8003054 <HAL_GPIO_Init+0x2a4>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00d      	beq.n	8002f4a <HAL_GPIO_Init+0x19a>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a49      	ldr	r2, [pc, #292]	; (8003058 <HAL_GPIO_Init+0x2a8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d007      	beq.n	8002f46 <HAL_GPIO_Init+0x196>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a48      	ldr	r2, [pc, #288]	; (800305c <HAL_GPIO_Init+0x2ac>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d101      	bne.n	8002f42 <HAL_GPIO_Init+0x192>
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e006      	b.n	8002f50 <HAL_GPIO_Init+0x1a0>
 8002f42:	2304      	movs	r3, #4
 8002f44:	e004      	b.n	8002f50 <HAL_GPIO_Init+0x1a0>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e002      	b.n	8002f50 <HAL_GPIO_Init+0x1a0>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <HAL_GPIO_Init+0x1a0>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f52:	f002 0203 	and.w	r2, r2, #3
 8002f56:	0092      	lsls	r2, r2, #2
 8002f58:	4093      	lsls	r3, r2
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f60:	493a      	ldr	r1, [pc, #232]	; (800304c <HAL_GPIO_Init+0x29c>)
 8002f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f64:	089b      	lsrs	r3, r3, #2
 8002f66:	3302      	adds	r3, #2
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d006      	beq.n	8002f88 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f7a:	4b39      	ldr	r3, [pc, #228]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	4938      	ldr	r1, [pc, #224]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]
 8002f86:	e006      	b.n	8002f96 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f88:	4b35      	ldr	r3, [pc, #212]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	4933      	ldr	r1, [pc, #204]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d006      	beq.n	8002fb0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fa2:	4b2f      	ldr	r3, [pc, #188]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	492e      	ldr	r1, [pc, #184]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	604b      	str	r3, [r1, #4]
 8002fae:	e006      	b.n	8002fbe <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	4929      	ldr	r1, [pc, #164]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d006      	beq.n	8002fd8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fca:	4b25      	ldr	r3, [pc, #148]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	4924      	ldr	r1, [pc, #144]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	608b      	str	r3, [r1, #8]
 8002fd6:	e006      	b.n	8002fe6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fd8:	4b21      	ldr	r3, [pc, #132]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	491f      	ldr	r1, [pc, #124]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d006      	beq.n	8003000 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	491a      	ldr	r1, [pc, #104]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	60cb      	str	r3, [r1, #12]
 8002ffe:	e006      	b.n	800300e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003000:	4b17      	ldr	r3, [pc, #92]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	43db      	mvns	r3, r3
 8003008:	4915      	ldr	r1, [pc, #84]	; (8003060 <HAL_GPIO_Init+0x2b0>)
 800300a:	4013      	ands	r3, r2
 800300c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003010:	3301      	adds	r3, #1
 8003012:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301a:	fa22 f303 	lsr.w	r3, r2, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	f47f aed0 	bne.w	8002dc4 <HAL_GPIO_Init+0x14>
  }
}
 8003024:	bf00      	nop
 8003026:	372c      	adds	r7, #44	; 0x2c
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	10210000 	.word	0x10210000
 8003034:	10110000 	.word	0x10110000
 8003038:	10120000 	.word	0x10120000
 800303c:	10310000 	.word	0x10310000
 8003040:	10320000 	.word	0x10320000
 8003044:	10220000 	.word	0x10220000
 8003048:	40021000 	.word	0x40021000
 800304c:	40010000 	.word	0x40010000
 8003050:	40010800 	.word	0x40010800
 8003054:	40010c00 	.word	0x40010c00
 8003058:	40011000 	.word	0x40011000
 800305c:	40011400 	.word	0x40011400
 8003060:	40010400 	.word	0x40010400

08003064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	807b      	strh	r3, [r7, #2]
 8003070:	4613      	mov	r3, r2
 8003072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003074:	787b      	ldrb	r3, [r7, #1]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800307a:	887a      	ldrh	r2, [r7, #2]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003080:	e003      	b.n	800308a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003082:	887b      	ldrh	r3, [r7, #2]
 8003084:	041a      	lsls	r2, r3, #16
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	611a      	str	r2, [r3, #16]
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	041a      	lsls	r2, r3, #16
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	43d9      	mvns	r1, r3
 80030b2:	887b      	ldrh	r3, [r7, #2]
 80030b4:	400b      	ands	r3, r1
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	611a      	str	r2, [r3, #16]
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr
	...

080030c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e26c      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 8087 	beq.w	80031f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e8:	4b92      	ldr	r3, [pc, #584]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 030c 	and.w	r3, r3, #12
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d00c      	beq.n	800310e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030f4:	4b8f      	ldr	r3, [pc, #572]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 030c 	and.w	r3, r3, #12
 80030fc:	2b08      	cmp	r3, #8
 80030fe:	d112      	bne.n	8003126 <HAL_RCC_OscConfig+0x5e>
 8003100:	4b8c      	ldr	r3, [pc, #560]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800310c:	d10b      	bne.n	8003126 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800310e:	4b89      	ldr	r3, [pc, #548]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d06c      	beq.n	80031f4 <HAL_RCC_OscConfig+0x12c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d168      	bne.n	80031f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e246      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800312e:	d106      	bne.n	800313e <HAL_RCC_OscConfig+0x76>
 8003130:	4b80      	ldr	r3, [pc, #512]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a7f      	ldr	r2, [pc, #508]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	e02e      	b.n	800319c <HAL_RCC_OscConfig+0xd4>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10c      	bne.n	8003160 <HAL_RCC_OscConfig+0x98>
 8003146:	4b7b      	ldr	r3, [pc, #492]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a7a      	ldr	r2, [pc, #488]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	4b78      	ldr	r3, [pc, #480]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a77      	ldr	r2, [pc, #476]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	e01d      	b.n	800319c <HAL_RCC_OscConfig+0xd4>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003168:	d10c      	bne.n	8003184 <HAL_RCC_OscConfig+0xbc>
 800316a:	4b72      	ldr	r3, [pc, #456]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a71      	ldr	r2, [pc, #452]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	4b6f      	ldr	r3, [pc, #444]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a6e      	ldr	r2, [pc, #440]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800317c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	e00b      	b.n	800319c <HAL_RCC_OscConfig+0xd4>
 8003184:	4b6b      	ldr	r3, [pc, #428]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a6a      	ldr	r2, [pc, #424]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800318a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	4b68      	ldr	r3, [pc, #416]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a67      	ldr	r2, [pc, #412]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800319a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a4:	f7ff fa7c 	bl	80026a0 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031ac:	f7ff fa78 	bl	80026a0 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b64      	cmp	r3, #100	; 0x64
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e1fa      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031be:	4b5d      	ldr	r3, [pc, #372]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0xe4>
 80031ca:	e014      	b.n	80031f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7ff fa68 	bl	80026a0 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d4:	f7ff fa64 	bl	80026a0 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	; 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e1e6      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e6:	4b53      	ldr	r3, [pc, #332]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x10c>
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d063      	beq.n	80032ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003202:	4b4c      	ldr	r3, [pc, #304]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00b      	beq.n	8003226 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800320e:	4b49      	ldr	r3, [pc, #292]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f003 030c 	and.w	r3, r3, #12
 8003216:	2b08      	cmp	r3, #8
 8003218:	d11c      	bne.n	8003254 <HAL_RCC_OscConfig+0x18c>
 800321a:	4b46      	ldr	r3, [pc, #280]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d116      	bne.n	8003254 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	4b43      	ldr	r3, [pc, #268]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_RCC_OscConfig+0x176>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d001      	beq.n	800323e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e1ba      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323e:	4b3d      	ldr	r3, [pc, #244]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4939      	ldr	r1, [pc, #228]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003252:	e03a      	b.n	80032ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d020      	beq.n	800329e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325c:	4b36      	ldr	r3, [pc, #216]	; (8003338 <HAL_RCC_OscConfig+0x270>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003262:	f7ff fa1d 	bl	80026a0 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326a:	f7ff fa19 	bl	80026a0 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e19b      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327c:	4b2d      	ldr	r3, [pc, #180]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003288:	4b2a      	ldr	r3, [pc, #168]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4927      	ldr	r1, [pc, #156]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
 800329c:	e015      	b.n	80032ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329e:	4b26      	ldr	r3, [pc, #152]	; (8003338 <HAL_RCC_OscConfig+0x270>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7ff f9fc 	bl	80026a0 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ac:	f7ff f9f8 	bl	80026a0 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e17a      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032be:	4b1d      	ldr	r3, [pc, #116]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d03a      	beq.n	800334c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d019      	beq.n	8003312 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032de:	4b17      	ldr	r3, [pc, #92]	; (800333c <HAL_RCC_OscConfig+0x274>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e4:	f7ff f9dc 	bl	80026a0 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ec:	f7ff f9d8 	bl	80026a0 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e15a      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fe:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <HAL_RCC_OscConfig+0x26c>)
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800330a:	2001      	movs	r0, #1
 800330c:	f000 fb0a 	bl	8003924 <RCC_Delay>
 8003310:	e01c      	b.n	800334c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003312:	4b0a      	ldr	r3, [pc, #40]	; (800333c <HAL_RCC_OscConfig+0x274>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003318:	f7ff f9c2 	bl	80026a0 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800331e:	e00f      	b.n	8003340 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003320:	f7ff f9be 	bl	80026a0 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d908      	bls.n	8003340 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e140      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
 8003332:	bf00      	nop
 8003334:	40021000 	.word	0x40021000
 8003338:	42420000 	.word	0x42420000
 800333c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	4b9e      	ldr	r3, [pc, #632]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1e9      	bne.n	8003320 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80a6 	beq.w	80034a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335a:	2300      	movs	r3, #0
 800335c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800335e:	4b97      	ldr	r3, [pc, #604]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10d      	bne.n	8003386 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336a:	4b94      	ldr	r3, [pc, #592]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	4a93      	ldr	r2, [pc, #588]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003374:	61d3      	str	r3, [r2, #28]
 8003376:	4b91      	ldr	r3, [pc, #580]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337e:	60bb      	str	r3, [r7, #8]
 8003380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003382:	2301      	movs	r3, #1
 8003384:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003386:	4b8e      	ldr	r3, [pc, #568]	; (80035c0 <HAL_RCC_OscConfig+0x4f8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338e:	2b00      	cmp	r3, #0
 8003390:	d118      	bne.n	80033c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003392:	4b8b      	ldr	r3, [pc, #556]	; (80035c0 <HAL_RCC_OscConfig+0x4f8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a8a      	ldr	r2, [pc, #552]	; (80035c0 <HAL_RCC_OscConfig+0x4f8>)
 8003398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339e:	f7ff f97f 	bl	80026a0 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a6:	f7ff f97b 	bl	80026a0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b64      	cmp	r3, #100	; 0x64
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e0fd      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b8:	4b81      	ldr	r3, [pc, #516]	; (80035c0 <HAL_RCC_OscConfig+0x4f8>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0f0      	beq.n	80033a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d106      	bne.n	80033da <HAL_RCC_OscConfig+0x312>
 80033cc:	4b7b      	ldr	r3, [pc, #492]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	4a7a      	ldr	r2, [pc, #488]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033d2:	f043 0301 	orr.w	r3, r3, #1
 80033d6:	6213      	str	r3, [r2, #32]
 80033d8:	e02d      	b.n	8003436 <HAL_RCC_OscConfig+0x36e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10c      	bne.n	80033fc <HAL_RCC_OscConfig+0x334>
 80033e2:	4b76      	ldr	r3, [pc, #472]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a75      	ldr	r2, [pc, #468]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	4b73      	ldr	r3, [pc, #460]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a72      	ldr	r2, [pc, #456]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80033f4:	f023 0304 	bic.w	r3, r3, #4
 80033f8:	6213      	str	r3, [r2, #32]
 80033fa:	e01c      	b.n	8003436 <HAL_RCC_OscConfig+0x36e>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	2b05      	cmp	r3, #5
 8003402:	d10c      	bne.n	800341e <HAL_RCC_OscConfig+0x356>
 8003404:	4b6d      	ldr	r3, [pc, #436]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	4a6c      	ldr	r2, [pc, #432]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800340a:	f043 0304 	orr.w	r3, r3, #4
 800340e:	6213      	str	r3, [r2, #32]
 8003410:	4b6a      	ldr	r3, [pc, #424]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	4a69      	ldr	r2, [pc, #420]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003416:	f043 0301 	orr.w	r3, r3, #1
 800341a:	6213      	str	r3, [r2, #32]
 800341c:	e00b      	b.n	8003436 <HAL_RCC_OscConfig+0x36e>
 800341e:	4b67      	ldr	r3, [pc, #412]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	4a66      	ldr	r2, [pc, #408]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003424:	f023 0301 	bic.w	r3, r3, #1
 8003428:	6213      	str	r3, [r2, #32]
 800342a:	4b64      	ldr	r3, [pc, #400]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	4a63      	ldr	r2, [pc, #396]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003430:	f023 0304 	bic.w	r3, r3, #4
 8003434:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d015      	beq.n	800346a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343e:	f7ff f92f 	bl	80026a0 <HAL_GetTick>
 8003442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003444:	e00a      	b.n	800345c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003446:	f7ff f92b 	bl	80026a0 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	f241 3288 	movw	r2, #5000	; 0x1388
 8003454:	4293      	cmp	r3, r2
 8003456:	d901      	bls.n	800345c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e0ab      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345c:	4b57      	ldr	r3, [pc, #348]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0ee      	beq.n	8003446 <HAL_RCC_OscConfig+0x37e>
 8003468:	e014      	b.n	8003494 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800346a:	f7ff f919 	bl	80026a0 <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003470:	e00a      	b.n	8003488 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003472:	f7ff f915 	bl	80026a0 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e095      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003488:	4b4c      	ldr	r3, [pc, #304]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1ee      	bne.n	8003472 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003494:	7dfb      	ldrb	r3, [r7, #23]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d105      	bne.n	80034a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349a:	4b48      	ldr	r3, [pc, #288]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	4a47      	ldr	r2, [pc, #284]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80034a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8081 	beq.w	80035b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034b0:	4b42      	ldr	r3, [pc, #264]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 030c 	and.w	r3, r3, #12
 80034b8:	2b08      	cmp	r3, #8
 80034ba:	d061      	beq.n	8003580 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d146      	bne.n	8003552 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c4:	4b3f      	ldr	r3, [pc, #252]	; (80035c4 <HAL_RCC_OscConfig+0x4fc>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ca:	f7ff f8e9 	bl	80026a0 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d2:	f7ff f8e5 	bl	80026a0 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e067      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034e4:	4b35      	ldr	r3, [pc, #212]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f0      	bne.n	80034d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f8:	d108      	bne.n	800350c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034fa:	4b30      	ldr	r3, [pc, #192]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	492d      	ldr	r1, [pc, #180]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800350c:	4b2b      	ldr	r3, [pc, #172]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a19      	ldr	r1, [r3, #32]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351c:	430b      	orrs	r3, r1
 800351e:	4927      	ldr	r1, [pc, #156]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003520:	4313      	orrs	r3, r2
 8003522:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003524:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <HAL_RCC_OscConfig+0x4fc>)
 8003526:	2201      	movs	r2, #1
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7ff f8b9 	bl	80026a0 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003532:	f7ff f8b5 	bl	80026a0 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e037      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003544:	4b1d      	ldr	r3, [pc, #116]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f0      	beq.n	8003532 <HAL_RCC_OscConfig+0x46a>
 8003550:	e02f      	b.n	80035b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003552:	4b1c      	ldr	r3, [pc, #112]	; (80035c4 <HAL_RCC_OscConfig+0x4fc>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003558:	f7ff f8a2 	bl	80026a0 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7ff f89e 	bl	80026a0 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e020      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003572:	4b12      	ldr	r3, [pc, #72]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x498>
 800357e:	e018      	b.n	80035b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e013      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <HAL_RCC_OscConfig+0x4f4>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40007000 	.word	0x40007000
 80035c4:	42420060 	.word	0x42420060

080035c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0d0      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035dc:	4b6a      	ldr	r3, [pc, #424]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d910      	bls.n	800360c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ea:	4b67      	ldr	r3, [pc, #412]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f023 0207 	bic.w	r2, r3, #7
 80035f2:	4965      	ldr	r1, [pc, #404]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fa:	4b63      	ldr	r3, [pc, #396]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e0b8      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d020      	beq.n	800365a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003624:	4b59      	ldr	r3, [pc, #356]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	4a58      	ldr	r2, [pc, #352]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 800362a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800362e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0308 	and.w	r3, r3, #8
 8003638:	2b00      	cmp	r3, #0
 800363a:	d005      	beq.n	8003648 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800363c:	4b53      	ldr	r3, [pc, #332]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	4a52      	ldr	r2, [pc, #328]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003646:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003648:	4b50      	ldr	r3, [pc, #320]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	494d      	ldr	r1, [pc, #308]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	4313      	orrs	r3, r2
 8003658:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d040      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d107      	bne.n	800367e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366e:	4b47      	ldr	r3, [pc, #284]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d115      	bne.n	80036a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e07f      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d107      	bne.n	8003696 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003686:	4b41      	ldr	r3, [pc, #260]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d109      	bne.n	80036a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e073      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003696:	4b3d      	ldr	r3, [pc, #244]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e06b      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036a6:	4b39      	ldr	r3, [pc, #228]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f023 0203 	bic.w	r2, r3, #3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	4936      	ldr	r1, [pc, #216]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b8:	f7fe fff2 	bl	80026a0 <HAL_GetTick>
 80036bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036be:	e00a      	b.n	80036d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036c0:	f7fe ffee 	bl	80026a0 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e053      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d6:	4b2d      	ldr	r3, [pc, #180]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f003 020c 	and.w	r2, r3, #12
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d1eb      	bne.n	80036c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e8:	4b27      	ldr	r3, [pc, #156]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d210      	bcs.n	8003718 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f6:	4b24      	ldr	r3, [pc, #144]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 0207 	bic.w	r2, r3, #7
 80036fe:	4922      	ldr	r1, [pc, #136]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	4313      	orrs	r3, r2
 8003704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003706:	4b20      	ldr	r3, [pc, #128]	; (8003788 <HAL_RCC_ClockConfig+0x1c0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d001      	beq.n	8003718 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e032      	b.n	800377e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003724:	4b19      	ldr	r3, [pc, #100]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	4916      	ldr	r1, [pc, #88]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003732:	4313      	orrs	r3, r2
 8003734:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d009      	beq.n	8003756 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003742:	4b12      	ldr	r3, [pc, #72]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	490e      	ldr	r1, [pc, #56]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	4313      	orrs	r3, r2
 8003754:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003756:	f000 f821 	bl	800379c <HAL_RCC_GetSysClockFreq>
 800375a:	4601      	mov	r1, r0
 800375c:	4b0b      	ldr	r3, [pc, #44]	; (800378c <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	4a0a      	ldr	r2, [pc, #40]	; (8003790 <HAL_RCC_ClockConfig+0x1c8>)
 8003768:	5cd3      	ldrb	r3, [r2, r3]
 800376a:	fa21 f303 	lsr.w	r3, r1, r3
 800376e:	4a09      	ldr	r2, [pc, #36]	; (8003794 <HAL_RCC_ClockConfig+0x1cc>)
 8003770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003772:	4b09      	ldr	r3, [pc, #36]	; (8003798 <HAL_RCC_ClockConfig+0x1d0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fd0c 	bl	8002194 <HAL_InitTick>

  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40022000 	.word	0x40022000
 800378c:	40021000 	.word	0x40021000
 8003790:	08007c84 	.word	0x08007c84
 8003794:	20000000 	.word	0x20000000
 8003798:	20000004 	.word	0x20000004

0800379c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800379c:	b490      	push	{r4, r7}
 800379e:	b08a      	sub	sp, #40	; 0x28
 80037a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80037a2:	4b2a      	ldr	r3, [pc, #168]	; (800384c <HAL_RCC_GetSysClockFreq+0xb0>)
 80037a4:	1d3c      	adds	r4, r7, #4
 80037a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80037ac:	4b28      	ldr	r3, [pc, #160]	; (8003850 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	2300      	movs	r3, #0
 80037b8:	61bb      	str	r3, [r7, #24]
 80037ba:	2300      	movs	r3, #0
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037c6:	4b23      	ldr	r3, [pc, #140]	; (8003854 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d002      	beq.n	80037dc <HAL_RCC_GetSysClockFreq+0x40>
 80037d6:	2b08      	cmp	r3, #8
 80037d8:	d003      	beq.n	80037e2 <HAL_RCC_GetSysClockFreq+0x46>
 80037da:	e02d      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037dc:	4b1e      	ldr	r3, [pc, #120]	; (8003858 <HAL_RCC_GetSysClockFreq+0xbc>)
 80037de:	623b      	str	r3, [r7, #32]
      break;
 80037e0:	e02d      	b.n	800383e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	0c9b      	lsrs	r3, r3, #18
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037ee:	4413      	add	r3, r2
 80037f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80037f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003800:	4b14      	ldr	r3, [pc, #80]	; (8003854 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	0c5b      	lsrs	r3, r3, #17
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800380e:	4413      	add	r3, r2
 8003810:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003814:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	4a0f      	ldr	r2, [pc, #60]	; (8003858 <HAL_RCC_GetSysClockFreq+0xbc>)
 800381a:	fb02 f203 	mul.w	r2, r2, r3
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	fbb2 f3f3 	udiv	r3, r2, r3
 8003824:	627b      	str	r3, [r7, #36]	; 0x24
 8003826:	e004      	b.n	8003832 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	4a0c      	ldr	r2, [pc, #48]	; (800385c <HAL_RCC_GetSysClockFreq+0xc0>)
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	623b      	str	r3, [r7, #32]
      break;
 8003836:	e002      	b.n	800383e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003838:	4b07      	ldr	r3, [pc, #28]	; (8003858 <HAL_RCC_GetSysClockFreq+0xbc>)
 800383a:	623b      	str	r3, [r7, #32]
      break;
 800383c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800383e:	6a3b      	ldr	r3, [r7, #32]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3728      	adds	r7, #40	; 0x28
 8003844:	46bd      	mov	sp, r7
 8003846:	bc90      	pop	{r4, r7}
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	08007b60 	.word	0x08007b60
 8003850:	08007b70 	.word	0x08007b70
 8003854:	40021000 	.word	0x40021000
 8003858:	007a1200 	.word	0x007a1200
 800385c:	003d0900 	.word	0x003d0900

08003860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003864:	4b02      	ldr	r3, [pc, #8]	; (8003870 <HAL_RCC_GetHCLKFreq+0x10>)
 8003866:	681b      	ldr	r3, [r3, #0]
}
 8003868:	4618      	mov	r0, r3
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	20000000 	.word	0x20000000

08003874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003878:	f7ff fff2 	bl	8003860 <HAL_RCC_GetHCLKFreq>
 800387c:	4601      	mov	r1, r0
 800387e:	4b05      	ldr	r3, [pc, #20]	; (8003894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	0a1b      	lsrs	r3, r3, #8
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4a03      	ldr	r2, [pc, #12]	; (8003898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800388a:	5cd3      	ldrb	r3, [r2, r3]
 800388c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	08007c94 	.word	0x08007c94

0800389c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038a0:	f7ff ffde 	bl	8003860 <HAL_RCC_GetHCLKFreq>
 80038a4:	4601      	mov	r1, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	0adb      	lsrs	r3, r3, #11
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4a03      	ldr	r2, [pc, #12]	; (80038c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038b2:	5cd3      	ldrb	r3, [r2, r3]
 80038b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40021000 	.word	0x40021000
 80038c0:	08007c94 	.word	0x08007c94

080038c4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	220f      	movs	r2, #15
 80038d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80038d4:	4b11      	ldr	r3, [pc, #68]	; (800391c <HAL_RCC_GetClockConfig+0x58>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 0203 	and.w	r2, r3, #3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80038e0:	4b0e      	ldr	r3, [pc, #56]	; (800391c <HAL_RCC_GetClockConfig+0x58>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80038ec:	4b0b      	ldr	r3, [pc, #44]	; (800391c <HAL_RCC_GetClockConfig+0x58>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80038f8:	4b08      	ldr	r3, [pc, #32]	; (800391c <HAL_RCC_GetClockConfig+0x58>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	08db      	lsrs	r3, r3, #3
 80038fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003906:	4b06      	ldr	r3, [pc, #24]	; (8003920 <HAL_RCC_GetClockConfig+0x5c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0207 	and.w	r2, r3, #7
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	40021000 	.word	0x40021000
 8003920:	40022000 	.word	0x40022000

08003924 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800392c:	4b0a      	ldr	r3, [pc, #40]	; (8003958 <RCC_Delay+0x34>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a0a      	ldr	r2, [pc, #40]	; (800395c <RCC_Delay+0x38>)
 8003932:	fba2 2303 	umull	r2, r3, r2, r3
 8003936:	0a5b      	lsrs	r3, r3, #9
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	fb02 f303 	mul.w	r3, r2, r3
 800393e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003940:	bf00      	nop
  }
  while (Delay --);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1e5a      	subs	r2, r3, #1
 8003946:	60fa      	str	r2, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f9      	bne.n	8003940 <RCC_Delay+0x1c>
}
 800394c:	bf00      	nop
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	20000000 	.word	0x20000000
 800395c:	10624dd3 	.word	0x10624dd3

08003960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e041      	b.n	80039f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f839 	bl	80039fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3304      	adds	r3, #4
 800399c:	4619      	mov	r1, r3
 800399e:	4610      	mov	r0, r2
 80039a0:	f000 f9b4 	bl	8003d0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr

08003a10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d001      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e03a      	b.n	8003a9e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0201 	orr.w	r2, r2, #1
 8003a3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <HAL_TIM_Base_Start_IT+0x98>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00e      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x58>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a52:	d009      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x58>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a14      	ldr	r2, [pc, #80]	; (8003aac <HAL_TIM_Base_Start_IT+0x9c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d004      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x58>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a13      	ldr	r2, [pc, #76]	; (8003ab0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d111      	bne.n	8003a8c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b06      	cmp	r3, #6
 8003a78:	d010      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f042 0201 	orr.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8a:	e007      	b.n	8003a9c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bc80      	pop	{r7}
 8003aa6:	4770      	bx	lr
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40000400 	.word	0x40000400
 8003ab0:	40000800 	.word	0x40000800

08003ab4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d122      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d11b      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f06f 0202 	mvn.w	r2, #2
 8003ae0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f8ed 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003afc:	e005      	b.n	8003b0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f8e0 	bl	8003cc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f8ef 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0304 	and.w	r3, r3, #4
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d122      	bne.n	8003b64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b04      	cmp	r3, #4
 8003b2a:	d11b      	bne.n	8003b64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f06f 0204 	mvn.w	r2, #4
 8003b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f8c3 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003b50:	e005      	b.n	8003b5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f8b6 	bl	8003cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 f8c5 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d122      	bne.n	8003bb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0308 	and.w	r3, r3, #8
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d11b      	bne.n	8003bb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f06f 0208 	mvn.w	r2, #8
 8003b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f899 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003ba4:	e005      	b.n	8003bb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f88c 	bl	8003cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f89b 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d122      	bne.n	8003c0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b10      	cmp	r3, #16
 8003bd2:	d11b      	bne.n	8003c0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0210 	mvn.w	r2, #16
 8003bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2208      	movs	r2, #8
 8003be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f86f 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003bf8:	e005      	b.n	8003c06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f862 	bl	8003cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f871 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d10e      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d107      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f06f 0201 	mvn.w	r2, #1
 8003c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7fc fbec 	bl	8000410 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c42:	2b80      	cmp	r3, #128	; 0x80
 8003c44:	d10e      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c50:	2b80      	cmp	r3, #128	; 0x80
 8003c52:	d107      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f8bf 	bl	8003de2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6e:	2b40      	cmp	r3, #64	; 0x40
 8003c70:	d10e      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c7c:	2b40      	cmp	r3, #64	; 0x40
 8003c7e:	d107      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f835 	bl	8003cfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b20      	cmp	r3, #32
 8003c9c:	d10e      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0320 	and.w	r3, r3, #32
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d107      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f06f 0220 	mvn.w	r2, #32
 8003cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f88a 	bl	8003dd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc80      	pop	{r7}
 8003cd4:	4770      	bx	lr

08003cd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr

08003cfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr

08003d0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a29      	ldr	r2, [pc, #164]	; (8003dc4 <TIM_Base_SetConfig+0xb8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d00b      	beq.n	8003d3c <TIM_Base_SetConfig+0x30>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2a:	d007      	beq.n	8003d3c <TIM_Base_SetConfig+0x30>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a26      	ldr	r2, [pc, #152]	; (8003dc8 <TIM_Base_SetConfig+0xbc>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d003      	beq.n	8003d3c <TIM_Base_SetConfig+0x30>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a25      	ldr	r2, [pc, #148]	; (8003dcc <TIM_Base_SetConfig+0xc0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d108      	bne.n	8003d4e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a1c      	ldr	r2, [pc, #112]	; (8003dc4 <TIM_Base_SetConfig+0xb8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00b      	beq.n	8003d6e <TIM_Base_SetConfig+0x62>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d5c:	d007      	beq.n	8003d6e <TIM_Base_SetConfig+0x62>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a19      	ldr	r2, [pc, #100]	; (8003dc8 <TIM_Base_SetConfig+0xbc>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d003      	beq.n	8003d6e <TIM_Base_SetConfig+0x62>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a18      	ldr	r2, [pc, #96]	; (8003dcc <TIM_Base_SetConfig+0xc0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d108      	bne.n	8003d80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a07      	ldr	r2, [pc, #28]	; (8003dc4 <TIM_Base_SetConfig+0xb8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d103      	bne.n	8003db4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	691a      	ldr	r2, [r3, #16]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	615a      	str	r2, [r3, #20]
}
 8003dba:	bf00      	nop
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr
 8003dc4:	40012c00 	.word	0x40012c00
 8003dc8:	40000400 	.word	0x40000400
 8003dcc:	40000800 	.word	0x40000800

08003dd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bc80      	pop	{r7}
 8003de0:	4770      	bx	lr

08003de2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr

08003df4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e03f      	b.n	8003e86 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fe f8ac 	bl	8001f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2224      	movs	r2, #36	; 0x24
 8003e24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68da      	ldr	r2, [r3, #12]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 fe13 	bl	8004a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b082      	sub	sp, #8
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e047      	b.n	8003f30 <HAL_HalfDuplex_Init+0xa2>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d106      	bne.n	8003eba <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7fe f85f 	bl	8001f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2224      	movs	r2, #36	; 0x24
 8003ebe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68da      	ldr	r2, [r3, #12]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ed0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fdc6 	bl	8004a64 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691a      	ldr	r2, [r3, #16]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ee6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	695a      	ldr	r2, [r3, #20]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003ef6:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0208 	orr.w	r2, r2, #8
 8003f06:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f16:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08a      	sub	sp, #40	; 0x28
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b20      	cmp	r3, #32
 8003f56:	d17c      	bne.n	8004052 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <HAL_UART_Transmit+0x2c>
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e075      	b.n	8004054 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d101      	bne.n	8003f76 <HAL_UART_Transmit+0x3e>
 8003f72:	2302      	movs	r3, #2
 8003f74:	e06e      	b.n	8004054 <HAL_UART_Transmit+0x11c>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2221      	movs	r2, #33	; 0x21
 8003f88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003f8c:	f7fe fb88 	bl	80026a0 <HAL_GetTick>
 8003f90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	88fa      	ldrh	r2, [r7, #6]
 8003f96:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	88fa      	ldrh	r2, [r7, #6]
 8003f9c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa6:	d108      	bne.n	8003fba <HAL_UART_Transmit+0x82>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d104      	bne.n	8003fba <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	61bb      	str	r3, [r7, #24]
 8003fb8:	e003      	b.n	8003fc2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003fca:	e02a      	b.n	8004022 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2180      	movs	r1, #128	; 0x80
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 fbcc 	bl	8004774 <UART_WaitOnFlagUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e036      	b.n	8004054 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10b      	bne.n	8004004 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ffa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	3302      	adds	r3, #2
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	e007      	b.n	8004014 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	781a      	ldrb	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3301      	adds	r3, #1
 8004012:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1cf      	bne.n	8003fcc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	2200      	movs	r2, #0
 8004034:	2140      	movs	r1, #64	; 0x40
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 fb9c 	bl	8004774 <UART_WaitOnFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e006      	b.n	8004054 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	e000      	b.n	8004054 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	4618      	mov	r0, r3
 8004056:	3720      	adds	r7, #32
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	4613      	mov	r3, r2
 8004068:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b20      	cmp	r3, #32
 8004074:	d153      	bne.n	800411e <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d002      	beq.n	8004082 <HAL_UART_Transmit_DMA+0x26>
 800407c:	88fb      	ldrh	r3, [r7, #6]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e04c      	b.n	8004120 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_UART_Transmit_DMA+0x38>
 8004090:	2302      	movs	r3, #2
 8004092:	e045      	b.n	8004120 <HAL_UART_Transmit_DMA+0xc4>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	88fa      	ldrh	r2, [r7, #6]
 80040a6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	88fa      	ldrh	r2, [r7, #6]
 80040ac:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2221      	movs	r2, #33	; 0x21
 80040b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	4a19      	ldr	r2, [pc, #100]	; (8004128 <HAL_UART_Transmit_DMA+0xcc>)
 80040c2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	4a18      	ldr	r2, [pc, #96]	; (800412c <HAL_UART_Transmit_DMA+0xd0>)
 80040ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d0:	4a17      	ldr	r2, [pc, #92]	; (8004130 <HAL_UART_Transmit_DMA+0xd4>)
 80040d2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	2200      	movs	r2, #0
 80040da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80040dc:	f107 0308 	add.w	r3, r7, #8
 80040e0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	6819      	ldr	r1, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3304      	adds	r3, #4
 80040f0:	461a      	mov	r2, r3
 80040f2:	88fb      	ldrh	r3, [r7, #6]
 80040f4:	f7fe fc18 	bl	8002928 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004100:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695a      	ldr	r2, [r3, #20]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004118:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	e000      	b.n	8004120 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800411e:	2302      	movs	r3, #2
  }
}
 8004120:	4618      	mov	r0, r3
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	080045ef 	.word	0x080045ef
 800412c:	08004641 	.word	0x08004641
 8004130:	080046e1 	.word	0x080046e1

08004134 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	4613      	mov	r3, r2
 8004140:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b20      	cmp	r3, #32
 800414c:	d166      	bne.n	800421c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <HAL_UART_Receive_DMA+0x26>
 8004154:	88fb      	ldrh	r3, [r7, #6]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e05f      	b.n	800421e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_UART_Receive_DMA+0x38>
 8004168:	2302      	movs	r3, #2
 800416a:	e058      	b.n	800421e <HAL_UART_Receive_DMA+0xea>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	88fa      	ldrh	r2, [r7, #6]
 800417e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2222      	movs	r2, #34	; 0x22
 800418a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004192:	4a25      	ldr	r2, [pc, #148]	; (8004228 <HAL_UART_Receive_DMA+0xf4>)
 8004194:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419a:	4a24      	ldr	r2, [pc, #144]	; (800422c <HAL_UART_Receive_DMA+0xf8>)
 800419c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a2:	4a23      	ldr	r2, [pc, #140]	; (8004230 <HAL_UART_Receive_DMA+0xfc>)
 80041a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041aa:	2200      	movs	r2, #0
 80041ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 80041ae:	f107 0308 	add.w	r3, r7, #8
 80041b2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3304      	adds	r3, #4
 80041be:	4619      	mov	r1, r3
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	88fb      	ldrh	r3, [r7, #6]
 80041c6:	f7fe fbaf 	bl	8002928 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041f6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695a      	ldr	r2, [r3, #20]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004216:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004218:	2300      	movs	r3, #0
 800421a:	e000      	b.n	800421e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800421c:	2302      	movs	r3, #2
  }
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	0800465d 	.word	0x0800465d
 800422c:	080046c5 	.word	0x080046c5
 8004230:	080046e1 	.word	0x080046e1

08004234 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800423c:	2300      	movs	r3, #0
 800423e:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	695b      	ldr	r3, [r3, #20]
 8004246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424a:	2b00      	cmp	r3, #0
 800424c:	bf14      	ite	ne
 800424e:	2301      	movne	r3, #1
 8004250:	2300      	moveq	r3, #0
 8004252:	b2db      	uxtb	r3, r3
 8004254:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b21      	cmp	r3, #33	; 0x21
 8004260:	d116      	bne.n	8004290 <HAL_UART_DMAStop+0x5c>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d013      	beq.n	8004290 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695a      	ldr	r2, [r3, #20]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004276:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427c:	2b00      	cmp	r3, #0
 800427e:	d004      	beq.n	800428a <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004284:	4618      	mov	r0, r3
 8004286:	f7fe fbae 	bl	80029e6 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fabc 	bl	8004808 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429a:	2b00      	cmp	r3, #0
 800429c:	bf14      	ite	ne
 800429e:	2301      	movne	r3, #1
 80042a0:	2300      	moveq	r3, #0
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b22      	cmp	r3, #34	; 0x22
 80042b0:	d116      	bne.n	80042e0 <HAL_UART_DMAStop+0xac>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d013      	beq.n	80042e0 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042c6:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d004      	beq.n	80042da <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fe fb86 	bl	80029e6 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 faa9 	bl	8004832 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
	...

080042ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10d      	bne.n	800433e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	f003 0320 	and.w	r3, r3, #32
 8004328:	2b00      	cmp	r3, #0
 800432a:	d008      	beq.n	800433e <HAL_UART_IRQHandler+0x52>
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fb13 	bl	8004962 <UART_Receive_IT>
      return;
 800433c:	e0d1      	b.n	80044e2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80b0 	beq.w	80044a6 <HAL_UART_IRQHandler+0x1ba>
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d105      	bne.n	800435c <HAL_UART_IRQHandler+0x70>
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80a5 	beq.w	80044a6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <HAL_UART_IRQHandler+0x90>
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004374:	f043 0201 	orr.w	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00a      	beq.n	800439c <HAL_UART_IRQHandler+0xb0>
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004394:	f043 0202 	orr.w	r2, r3, #2
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <HAL_UART_IRQHandler+0xd0>
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b4:	f043 0204 	orr.w	r2, r3, #4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00f      	beq.n	80043e6 <HAL_UART_IRQHandler+0xfa>
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	f003 0320 	and.w	r3, r3, #32
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d104      	bne.n	80043da <HAL_UART_IRQHandler+0xee>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d005      	beq.n	80043e6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043de:	f043 0208 	orr.w	r2, r3, #8
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d078      	beq.n	80044e0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	f003 0320 	and.w	r3, r3, #32
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d007      	beq.n	8004408 <HAL_UART_IRQHandler+0x11c>
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	f003 0320 	and.w	r3, r3, #32
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 faad 	bl	8004962 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	bf14      	ite	ne
 8004416:	2301      	movne	r3, #1
 8004418:	2300      	moveq	r3, #0
 800441a:	b2db      	uxtb	r3, r3
 800441c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004422:	f003 0308 	and.w	r3, r3, #8
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <HAL_UART_IRQHandler+0x144>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d031      	beq.n	8004494 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f9fe 	bl	8004832 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695b      	ldr	r3, [r3, #20]
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	2b00      	cmp	r3, #0
 8004442:	d023      	beq.n	800448c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	695a      	ldr	r2, [r3, #20]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004452:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004458:	2b00      	cmp	r3, #0
 800445a:	d013      	beq.n	8004484 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004460:	4a21      	ldr	r2, [pc, #132]	; (80044e8 <HAL_UART_IRQHandler+0x1fc>)
 8004462:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe faf7 	bl	8002a5c <HAL_DMA_Abort_IT>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d016      	beq.n	80044a2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800447e:	4610      	mov	r0, r2
 8004480:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004482:	e00e      	b.n	80044a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f843 	bl	8004510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800448a:	e00a      	b.n	80044a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f83f 	bl	8004510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004492:	e006      	b.n	80044a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f83b 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80044a0:	e01e      	b.n	80044e0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a2:	bf00      	nop
    return;
 80044a4:	e01c      	b.n	80044e0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d008      	beq.n	80044c2 <HAL_UART_IRQHandler+0x1d6>
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f9ea 	bl	8004894 <UART_Transmit_IT>
    return;
 80044c0:	e00f      	b.n	80044e2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <HAL_UART_IRQHandler+0x1f6>
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d005      	beq.n	80044e2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fa2b 	bl	8004932 <UART_EndTransmit_IT>
    return;
 80044dc:	bf00      	nop
 80044de:	e000      	b.n	80044e2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80044e0:	bf00      	nop
  }
}
 80044e2:	3720      	adds	r7, #32
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	0800486d 	.word	0x0800486d

080044ec <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr

080044fe <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004506:	bf00      	nop
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr

08004510 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	bc80      	pop	{r7}
 8004520:	4770      	bx	lr

08004522 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8004522:	b480      	push	{r7}
 8004524:	b085      	sub	sp, #20
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004534:	2b01      	cmp	r3, #1
 8004536:	d101      	bne.n	800453c <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8004538:	2302      	movs	r3, #2
 800453a:	e020      	b.n	800457e <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2224      	movs	r2, #36	; 0x24
 8004548:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f023 030c 	bic.w	r3, r3, #12
 800455a:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f043 0308 	orr.w	r3, r3, #8
 8004562:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2220      	movs	r2, #32
 8004570:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3714      	adds	r7, #20
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr

08004588 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004590:	2300      	movs	r3, #0
 8004592:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800459a:	2b01      	cmp	r3, #1
 800459c:	d101      	bne.n	80045a2 <HAL_HalfDuplex_EnableReceiver+0x1a>
 800459e:	2302      	movs	r3, #2
 80045a0:	e020      	b.n	80045e4 <HAL_HalfDuplex_EnableReceiver+0x5c>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2224      	movs	r2, #36	; 0x24
 80045ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f023 030c 	bic.w	r3, r3, #12
 80045c0:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f043 0304 	orr.w	r3, r3, #4
 80045c8:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3714      	adds	r7, #20
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bc80      	pop	{r7}
 80045ec:	4770      	bx	lr

080045ee <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	2b00      	cmp	r3, #0
 8004608:	d113      	bne.n	8004632 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695a      	ldr	r2, [r3, #20]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800461e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800462e:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004630:	e002      	b.n	8004638 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f7fc ff0c 	bl	8001450 <HAL_UART_TxCpltCallback>
}
 8004638:	bf00      	nop
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f7ff ff4c 	bl	80044ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004654:	bf00      	nop
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0320 	and.w	r3, r3, #32
 8004674:	2b00      	cmp	r3, #0
 8004676:	d11e      	bne.n	80046b6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800468c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695a      	ldr	r2, [r3, #20]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0201 	bic.w	r2, r2, #1
 800469c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	695a      	ldr	r2, [r3, #20]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ac:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f7fc fedc 	bl	8001474 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046bc:	bf00      	nop
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f7ff ff13 	bl	80044fe <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046d8:	bf00      	nop
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bf14      	ite	ne
 8004700:	2301      	movne	r3, #1
 8004702:	2300      	moveq	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b21      	cmp	r3, #33	; 0x21
 8004712:	d108      	bne.n	8004726 <UART_DMAError+0x46>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d005      	beq.n	8004726 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2200      	movs	r2, #0
 800471e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004720:	68b8      	ldr	r0, [r7, #8]
 8004722:	f000 f871 	bl	8004808 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf14      	ite	ne
 8004734:	2301      	movne	r3, #1
 8004736:	2300      	moveq	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b22      	cmp	r3, #34	; 0x22
 8004746:	d108      	bne.n	800475a <UART_DMAError+0x7a>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2200      	movs	r2, #0
 8004752:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004754:	68b8      	ldr	r0, [r7, #8]
 8004756:	f000 f86c 	bl	8004832 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800475e:	f043 0210 	orr.w	r2, r3, #16
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004766:	68b8      	ldr	r0, [r7, #8]
 8004768:	f7ff fed2 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	603b      	str	r3, [r7, #0]
 8004780:	4613      	mov	r3, r2
 8004782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004784:	e02c      	b.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478c:	d028      	beq.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004794:	f7fd ff84 	bl	80026a0 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	69ba      	ldr	r2, [r7, #24]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d21d      	bcs.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80047b2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0201 	bic.w	r2, r2, #1
 80047c2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e00f      	b.n	8004800 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	4013      	ands	r3, r2
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	bf0c      	ite	eq
 80047f0:	2301      	moveq	r3, #1
 80047f2:	2300      	movne	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	461a      	mov	r2, r3
 80047f8:	79fb      	ldrb	r3, [r7, #7]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d0c3      	beq.n	8004786 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3710      	adds	r7, #16
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800481e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr

08004832 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004848:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695a      	ldr	r2, [r3, #20]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0201 	bic.w	r2, r2, #1
 8004858:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	bc80      	pop	{r7}
 800486a:	4770      	bx	lr

0800486c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f7ff fe42 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800488c:	bf00      	nop
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b21      	cmp	r3, #33	; 0x21
 80048a6:	d13e      	bne.n	8004926 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b0:	d114      	bne.n	80048dc <UART_Transmit_IT+0x48>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d110      	bne.n	80048dc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	881b      	ldrh	r3, [r3, #0]
 80048c4:	461a      	mov	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	1c9a      	adds	r2, r3, #2
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	621a      	str	r2, [r3, #32]
 80048da:	e008      	b.n	80048ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	1c59      	adds	r1, r3, #1
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6211      	str	r1, [r2, #32]
 80048e6:	781a      	ldrb	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	4619      	mov	r1, r3
 80048fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10f      	bne.n	8004922 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68da      	ldr	r2, [r3, #12]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004910:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004920:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	e000      	b.n	8004928 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004926:	2302      	movs	r3, #2
  }
}
 8004928:	4618      	mov	r0, r3
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr

08004932 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68da      	ldr	r2, [r3, #12]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004948:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2220      	movs	r2, #32
 800494e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fc fd7c 	bl	8001450 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b084      	sub	sp, #16
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b22      	cmp	r3, #34	; 0x22
 8004974:	d170      	bne.n	8004a58 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800497e:	d117      	bne.n	80049b0 <UART_Receive_IT+0x4e>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d113      	bne.n	80049b0 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004990:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	b29b      	uxth	r3, r3
 800499a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800499e:	b29a      	uxth	r2, r3
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a8:	1c9a      	adds	r2, r3, #2
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	629a      	str	r2, [r3, #40]	; 0x28
 80049ae:	e026      	b.n	80049fe <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c2:	d007      	beq.n	80049d4 <UART_Receive_IT+0x72>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10a      	bne.n	80049e2 <UART_Receive_IT+0x80>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d106      	bne.n	80049e2 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	701a      	strb	r2, [r3, #0]
 80049e0:	e008      	b.n	80049f4 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d120      	bne.n	8004a54 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68da      	ldr	r2, [r3, #12]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0220 	bic.w	r2, r2, #32
 8004a20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68da      	ldr	r2, [r3, #12]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	695a      	ldr	r2, [r3, #20]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 0201 	bic.w	r2, r2, #1
 8004a40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fc fd12 	bl	8001474 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e002      	b.n	8004a5a <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	e000      	b.n	8004a5a <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004a58:	2302      	movs	r3, #2
  }
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
	...

08004a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004a9e:	f023 030c 	bic.w	r3, r3, #12
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6812      	ldr	r2, [r2, #0]
 8004aa6:	68b9      	ldr	r1, [r7, #8]
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699a      	ldr	r2, [r3, #24]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a2c      	ldr	r2, [pc, #176]	; (8004b78 <UART_SetConfig+0x114>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d103      	bne.n	8004ad4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004acc:	f7fe fee6 	bl	800389c <HAL_RCC_GetPCLK2Freq>
 8004ad0:	60f8      	str	r0, [r7, #12]
 8004ad2:	e002      	b.n	8004ada <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ad4:	f7fe fece 	bl	8003874 <HAL_RCC_GetPCLK1Freq>
 8004ad8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	009a      	lsls	r2, r3, #2
 8004ae4:	441a      	add	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af0:	4a22      	ldr	r2, [pc, #136]	; (8004b7c <UART_SetConfig+0x118>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	095b      	lsrs	r3, r3, #5
 8004af8:	0119      	lsls	r1, r3, #4
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009a      	lsls	r2, r3, #2
 8004b04:	441a      	add	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b10:	4b1a      	ldr	r3, [pc, #104]	; (8004b7c <UART_SetConfig+0x118>)
 8004b12:	fba3 0302 	umull	r0, r3, r3, r2
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	2064      	movs	r0, #100	; 0x64
 8004b1a:	fb00 f303 	mul.w	r3, r0, r3
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	3332      	adds	r3, #50	; 0x32
 8004b24:	4a15      	ldr	r2, [pc, #84]	; (8004b7c <UART_SetConfig+0x118>)
 8004b26:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b30:	4419      	add	r1, r3
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	4613      	mov	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	009a      	lsls	r2, r3, #2
 8004b3c:	441a      	add	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b48:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <UART_SetConfig+0x118>)
 8004b4a:	fba3 0302 	umull	r0, r3, r3, r2
 8004b4e:	095b      	lsrs	r3, r3, #5
 8004b50:	2064      	movs	r0, #100	; 0x64
 8004b52:	fb00 f303 	mul.w	r3, r0, r3
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	3332      	adds	r3, #50	; 0x32
 8004b5c:	4a07      	ldr	r2, [pc, #28]	; (8004b7c <UART_SetConfig+0x118>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	095b      	lsrs	r3, r3, #5
 8004b64:	f003 020f 	and.w	r2, r3, #15
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	440a      	add	r2, r1
 8004b6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b70:	bf00      	nop
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	40013800 	.word	0x40013800
 8004b7c:	51eb851f 	.word	0x51eb851f

08004b80 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b86:	f3ef 8305 	mrs	r3, IPSR
 8004b8a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10f      	bne.n	8004bb2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b92:	f3ef 8310 	mrs	r3, PRIMASK
 8004b96:	607b      	str	r3, [r7, #4]
  return(result);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <osKernelInitialize+0x32>
 8004b9e:	4b10      	ldr	r3, [pc, #64]	; (8004be0 <osKernelInitialize+0x60>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d109      	bne.n	8004bba <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004ba6:	f3ef 8311 	mrs	r3, BASEPRI
 8004baa:	603b      	str	r3, [r7, #0]
  return(result);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004bb2:	f06f 0305 	mvn.w	r3, #5
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	e00c      	b.n	8004bd4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004bba:	4b09      	ldr	r3, [pc, #36]	; (8004be0 <osKernelInitialize+0x60>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d105      	bne.n	8004bce <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004bc2:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <osKernelInitialize+0x60>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	e002      	b.n	8004bd4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bc80      	pop	{r7}
 8004bde:	4770      	bx	lr
 8004be0:	200009f4 	.word	0x200009f4

08004be4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bea:	f3ef 8305 	mrs	r3, IPSR
 8004bee:	60bb      	str	r3, [r7, #8]
  return(result);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10f      	bne.n	8004c16 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bfa:	607b      	str	r3, [r7, #4]
  return(result);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <osKernelStart+0x32>
 8004c02:	4b11      	ldr	r3, [pc, #68]	; (8004c48 <osKernelStart+0x64>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d109      	bne.n	8004c1e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c0a:	f3ef 8311 	mrs	r3, BASEPRI
 8004c0e:	603b      	str	r3, [r7, #0]
  return(result);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <osKernelStart+0x3a>
    stat = osErrorISR;
 8004c16:	f06f 0305 	mvn.w	r3, #5
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	e00e      	b.n	8004c3c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c1e:	4b0a      	ldr	r3, [pc, #40]	; (8004c48 <osKernelStart+0x64>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d107      	bne.n	8004c36 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004c26:	4b08      	ldr	r3, [pc, #32]	; (8004c48 <osKernelStart+0x64>)
 8004c28:	2202      	movs	r2, #2
 8004c2a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004c2c:	f001 f864 	bl	8005cf8 <vTaskStartScheduler>
      stat = osOK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
 8004c34:	e002      	b.n	8004c3c <osKernelStart+0x58>
    } else {
      stat = osError;
 8004c36:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	200009f4 	.word	0x200009f4

08004c4c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b092      	sub	sp, #72	; 0x48
 8004c50:	af04      	add	r7, sp, #16
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c5c:	f3ef 8305 	mrs	r3, IPSR
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f040 8094 	bne.w	8004d92 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c6e:	623b      	str	r3, [r7, #32]
  return(result);
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f040 808d 	bne.w	8004d92 <osThreadNew+0x146>
 8004c78:	4b48      	ldr	r3, [pc, #288]	; (8004d9c <osThreadNew+0x150>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d106      	bne.n	8004c8e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c80:	f3ef 8311 	mrs	r3, BASEPRI
 8004c84:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f040 8082 	bne.w	8004d92 <osThreadNew+0x146>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d07e      	beq.n	8004d92 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004c94:	2380      	movs	r3, #128	; 0x80
 8004c96:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004c98:	2318      	movs	r3, #24
 8004c9a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004ca0:	f107 031b 	add.w	r3, r7, #27
 8004ca4:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8004caa:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d045      	beq.n	8004d3e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d002      	beq.n	8004cc0 <osThreadNew+0x74>
        name = attr->name;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d008      	beq.n	8004ce6 <osThreadNew+0x9a>
 8004cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd6:	2b38      	cmp	r3, #56	; 0x38
 8004cd8:	d805      	bhi.n	8004ce6 <osThreadNew+0x9a>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <osThreadNew+0x9e>
        return (NULL);
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e054      	b.n	8004d94 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d003      	beq.n	8004cfa <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	089b      	lsrs	r3, r3, #2
 8004cf8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00e      	beq.n	8004d20 <osThreadNew+0xd4>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	2b5b      	cmp	r3, #91	; 0x5b
 8004d08:	d90a      	bls.n	8004d20 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d006      	beq.n	8004d20 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d002      	beq.n	8004d20 <osThreadNew+0xd4>
        mem = 1;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d1e:	e010      	b.n	8004d42 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10c      	bne.n	8004d42 <osThreadNew+0xf6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d108      	bne.n	8004d42 <osThreadNew+0xf6>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <osThreadNew+0xf6>
          mem = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d3c:	e001      	b.n	8004d42 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d110      	bne.n	8004d6a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d50:	9202      	str	r2, [sp, #8]
 8004d52:	9301      	str	r3, [sp, #4]
 8004d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d5c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 fe02 	bl	8005968 <xTaskCreateStatic>
 8004d64:	4603      	mov	r3, r0
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	e013      	b.n	8004d92 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d110      	bne.n	8004d92 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	f107 0314 	add.w	r3, r7, #20
 8004d78:	9301      	str	r3, [sp, #4]
 8004d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f000 fe49 	bl	8005a1a <xTaskCreate>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d001      	beq.n	8004d92 <osThreadNew+0x146>
          hTask = NULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d92:	697b      	ldr	r3, [r7, #20]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3738      	adds	r7, #56	; 0x38
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	200009f4 	.word	0x200009f4

08004da0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004da8:	f3ef 8305 	mrs	r3, IPSR
 8004dac:	613b      	str	r3, [r7, #16]
  return(result);
 8004dae:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10f      	bne.n	8004dd4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004db4:	f3ef 8310 	mrs	r3, PRIMASK
 8004db8:	60fb      	str	r3, [r7, #12]
  return(result);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d109      	bne.n	8004dd4 <osDelay+0x34>
 8004dc0:	4b0d      	ldr	r3, [pc, #52]	; (8004df8 <osDelay+0x58>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d109      	bne.n	8004ddc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004dc8:	f3ef 8311 	mrs	r3, BASEPRI
 8004dcc:	60bb      	str	r3, [r7, #8]
  return(result);
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <osDelay+0x3c>
    stat = osErrorISR;
 8004dd4:	f06f 0305 	mvn.w	r3, #5
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e007      	b.n	8004dec <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <osDelay+0x4c>
      vTaskDelay(ticks);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 ff52 	bl	8005c90 <vTaskDelay>
    }
  }

  return (stat);
 8004dec:	697b      	ldr	r3, [r7, #20]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	200009f4 	.word	0x200009f4

08004dfc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4a06      	ldr	r2, [pc, #24]	; (8004e24 <vApplicationGetIdleTaskMemory+0x28>)
 8004e0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	4a05      	ldr	r2, [pc, #20]	; (8004e28 <vApplicationGetIdleTaskMemory+0x2c>)
 8004e12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2280      	movs	r2, #128	; 0x80
 8004e18:	601a      	str	r2, [r3, #0]
}
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bc80      	pop	{r7}
 8004e22:	4770      	bx	lr
 8004e24:	200009f8 	.word	0x200009f8
 8004e28:	20000a54 	.word	0x20000a54

08004e2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	4a07      	ldr	r2, [pc, #28]	; (8004e58 <vApplicationGetTimerTaskMemory+0x2c>)
 8004e3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	4a06      	ldr	r2, [pc, #24]	; (8004e5c <vApplicationGetTimerTaskMemory+0x30>)
 8004e42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e4a:	601a      	str	r2, [r3, #0]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	20000c54 	.word	0x20000c54
 8004e5c:	20000cb0 	.word	0x20000cb0

08004e60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f103 0208 	add.w	r2, r3, #8
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f04f 32ff 	mov.w	r2, #4294967295
 8004e78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f103 0208 	add.w	r2, r3, #8
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f103 0208 	add.w	r2, r3, #8
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr

08004e9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bc80      	pop	{r7}
 8004eb4:	4770      	bx	lr

08004eb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b085      	sub	sp, #20
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	601a      	str	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr

08004efc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d103      	bne.n	8004f1c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	e00c      	b.n	8004f36 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	e002      	b.n	8004f2a <vListInsert+0x2e>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d2f6      	bcs.n	8004f24 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685a      	ldr	r2, [r3, #4]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	601a      	str	r2, [r3, #0]
}
 8004f62:	bf00      	nop
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bc80      	pop	{r7}
 8004f6a:	4770      	bx	lr

08004f6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6892      	ldr	r2, [r2, #8]
 8004f82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6852      	ldr	r2, [r2, #4]
 8004f8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d103      	bne.n	8004fa0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	1e5a      	subs	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bc80      	pop	{r7}
 8004fbc:	4770      	bx	lr
	...

08004fc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	e7fe      	b.n	8004fe6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004fe8:	f001 ff96 	bl	8006f18 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff4:	68f9      	ldr	r1, [r7, #12]
 8004ff6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ff8:	fb01 f303 	mul.w	r3, r1, r3
 8004ffc:	441a      	add	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005018:	3b01      	subs	r3, #1
 800501a:	68f9      	ldr	r1, [r7, #12]
 800501c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800501e:	fb01 f303 	mul.w	r3, r1, r3
 8005022:	441a      	add	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	22ff      	movs	r2, #255	; 0xff
 800502c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	22ff      	movs	r2, #255	; 0xff
 8005034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d114      	bne.n	8005068 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d01a      	beq.n	800507c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	3310      	adds	r3, #16
 800504a:	4618      	mov	r0, r3
 800504c:	f001 f8d8 	bl	8006200 <xTaskRemoveFromEventList>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d012      	beq.n	800507c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005056:	4b0d      	ldr	r3, [pc, #52]	; (800508c <xQueueGenericReset+0xcc>)
 8005058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	e009      	b.n	800507c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	3310      	adds	r3, #16
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff fef7 	bl	8004e60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3324      	adds	r3, #36	; 0x24
 8005076:	4618      	mov	r0, r3
 8005078:	f7ff fef2 	bl	8004e60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800507c:	f001 ff7a 	bl	8006f74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005080:	2301      	movs	r3, #1
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	e000ed04 	.word	0xe000ed04

08005090 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005090:	b580      	push	{r7, lr}
 8005092:	b08e      	sub	sp, #56	; 0x38
 8005094:	af02      	add	r7, sp, #8
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d109      	bne.n	80050b8 <xQueueGenericCreateStatic+0x28>
 80050a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80050b6:	e7fe      	b.n	80050b6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d109      	bne.n	80050d2 <xQueueGenericCreateStatic+0x42>
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	627b      	str	r3, [r7, #36]	; 0x24
 80050d0:	e7fe      	b.n	80050d0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <xQueueGenericCreateStatic+0x4e>
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <xQueueGenericCreateStatic+0x52>
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <xQueueGenericCreateStatic+0x54>
 80050e2:	2300      	movs	r3, #0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d109      	bne.n	80050fc <xQueueGenericCreateStatic+0x6c>
 80050e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	623b      	str	r3, [r7, #32]
 80050fa:	e7fe      	b.n	80050fa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d102      	bne.n	8005108 <xQueueGenericCreateStatic+0x78>
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <xQueueGenericCreateStatic+0x7c>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <xQueueGenericCreateStatic+0x7e>
 800510c:	2300      	movs	r3, #0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d109      	bne.n	8005126 <xQueueGenericCreateStatic+0x96>
 8005112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	61fb      	str	r3, [r7, #28]
 8005124:	e7fe      	b.n	8005124 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005126:	2350      	movs	r3, #80	; 0x50
 8005128:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2b50      	cmp	r3, #80	; 0x50
 800512e:	d009      	beq.n	8005144 <xQueueGenericCreateStatic+0xb4>
 8005130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005134:	f383 8811 	msr	BASEPRI, r3
 8005138:	f3bf 8f6f 	isb	sy
 800513c:	f3bf 8f4f 	dsb	sy
 8005140:	61bb      	str	r3, [r7, #24]
 8005142:	e7fe      	b.n	8005142 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00d      	beq.n	800516a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800514e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005156:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800515a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	4613      	mov	r3, r2
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f805 	bl	8005174 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800516a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800516c:	4618      	mov	r0, r3
 800516e:	3730      	adds	r7, #48	; 0x30
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d103      	bne.n	8005190 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	e002      	b.n	8005196 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80051a2:	2101      	movs	r1, #1
 80051a4:	69b8      	ldr	r0, [r7, #24]
 80051a6:	f7ff ff0b 	bl	8004fc0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	78fa      	ldrb	r2, [r7, #3]
 80051ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80051b2:	bf00      	nop
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
	...

080051bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b08e      	sub	sp, #56	; 0x38
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
 80051c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80051ca:	2300      	movs	r3, #0
 80051cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80051d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d109      	bne.n	80051ec <xQueueGenericSend+0x30>
 80051d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051dc:	f383 8811 	msr	BASEPRI, r3
 80051e0:	f3bf 8f6f 	isb	sy
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ea:	e7fe      	b.n	80051ea <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d103      	bne.n	80051fa <xQueueGenericSend+0x3e>
 80051f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <xQueueGenericSend+0x42>
 80051fa:	2301      	movs	r3, #1
 80051fc:	e000      	b.n	8005200 <xQueueGenericSend+0x44>
 80051fe:	2300      	movs	r3, #0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d109      	bne.n	8005218 <xQueueGenericSend+0x5c>
 8005204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
 8005216:	e7fe      	b.n	8005216 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d103      	bne.n	8005226 <xQueueGenericSend+0x6a>
 800521e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <xQueueGenericSend+0x6e>
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <xQueueGenericSend+0x70>
 800522a:	2300      	movs	r3, #0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d109      	bne.n	8005244 <xQueueGenericSend+0x88>
 8005230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005234:	f383 8811 	msr	BASEPRI, r3
 8005238:	f3bf 8f6f 	isb	sy
 800523c:	f3bf 8f4f 	dsb	sy
 8005240:	623b      	str	r3, [r7, #32]
 8005242:	e7fe      	b.n	8005242 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005244:	f001 f996 	bl	8006574 <xTaskGetSchedulerState>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d102      	bne.n	8005254 <xQueueGenericSend+0x98>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <xQueueGenericSend+0x9c>
 8005254:	2301      	movs	r3, #1
 8005256:	e000      	b.n	800525a <xQueueGenericSend+0x9e>
 8005258:	2300      	movs	r3, #0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d109      	bne.n	8005272 <xQueueGenericSend+0xb6>
 800525e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005262:	f383 8811 	msr	BASEPRI, r3
 8005266:	f3bf 8f6f 	isb	sy
 800526a:	f3bf 8f4f 	dsb	sy
 800526e:	61fb      	str	r3, [r7, #28]
 8005270:	e7fe      	b.n	8005270 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005272:	f001 fe51 	bl	8006f18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005278:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800527a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <xQueueGenericSend+0xcc>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d129      	bne.n	80052dc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800528e:	f000 f9ff 	bl	8005690 <prvCopyDataToQueue>
 8005292:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d010      	beq.n	80052be <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800529c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529e:	3324      	adds	r3, #36	; 0x24
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 ffad 	bl	8006200 <xTaskRemoveFromEventList>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d013      	beq.n	80052d4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80052ac:	4b3f      	ldr	r3, [pc, #252]	; (80053ac <xQueueGenericSend+0x1f0>)
 80052ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	e00a      	b.n	80052d4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80052be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80052c4:	4b39      	ldr	r3, [pc, #228]	; (80053ac <xQueueGenericSend+0x1f0>)
 80052c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80052d4:	f001 fe4e 	bl	8006f74 <vPortExitCritical>
				return pdPASS;
 80052d8:	2301      	movs	r3, #1
 80052da:	e063      	b.n	80053a4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d103      	bne.n	80052ea <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052e2:	f001 fe47 	bl	8006f74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	e05c      	b.n	80053a4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d106      	bne.n	80052fe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052f0:	f107 0314 	add.w	r3, r7, #20
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 ffe5 	bl	80062c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052fa:	2301      	movs	r3, #1
 80052fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052fe:	f001 fe39 	bl	8006f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005302:	f000 fd5d 	bl	8005dc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005306:	f001 fe07 	bl	8006f18 <vPortEnterCritical>
 800530a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005310:	b25b      	sxtb	r3, r3
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d103      	bne.n	8005320 <xQueueGenericSend+0x164>
 8005318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005326:	b25b      	sxtb	r3, r3
 8005328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532c:	d103      	bne.n	8005336 <xQueueGenericSend+0x17a>
 800532e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005336:	f001 fe1d 	bl	8006f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800533a:	1d3a      	adds	r2, r7, #4
 800533c:	f107 0314 	add.w	r3, r7, #20
 8005340:	4611      	mov	r1, r2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 ffd4 	bl	80062f0 <xTaskCheckForTimeOut>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d124      	bne.n	8005398 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800534e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005350:	f000 fa96 	bl	8005880 <prvIsQueueFull>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d018      	beq.n	800538c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800535a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535c:	3310      	adds	r3, #16
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	4611      	mov	r1, r2
 8005362:	4618      	mov	r0, r3
 8005364:	f000 fefe 	bl	8006164 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005368:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800536a:	f000 fa21 	bl	80057b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800536e:	f000 fd35 	bl	8005ddc <xTaskResumeAll>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	f47f af7c 	bne.w	8005272 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800537a:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <xQueueGenericSend+0x1f0>)
 800537c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	e772      	b.n	8005272 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800538c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800538e:	f000 fa0f 	bl	80057b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005392:	f000 fd23 	bl	8005ddc <xTaskResumeAll>
 8005396:	e76c      	b.n	8005272 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005398:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800539a:	f000 fa09 	bl	80057b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800539e:	f000 fd1d 	bl	8005ddc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80053a2:	2300      	movs	r3, #0
		}
	}
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3738      	adds	r7, #56	; 0x38
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	e000ed04 	.word	0xe000ed04

080053b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b08e      	sub	sp, #56	; 0x38
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
 80053bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80053c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d109      	bne.n	80053dc <xQueueGenericSendFromISR+0x2c>
 80053c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053cc:	f383 8811 	msr	BASEPRI, r3
 80053d0:	f3bf 8f6f 	isb	sy
 80053d4:	f3bf 8f4f 	dsb	sy
 80053d8:	627b      	str	r3, [r7, #36]	; 0x24
 80053da:	e7fe      	b.n	80053da <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d103      	bne.n	80053ea <xQueueGenericSendFromISR+0x3a>
 80053e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <xQueueGenericSendFromISR+0x3e>
 80053ea:	2301      	movs	r3, #1
 80053ec:	e000      	b.n	80053f0 <xQueueGenericSendFromISR+0x40>
 80053ee:	2300      	movs	r3, #0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d109      	bne.n	8005408 <xQueueGenericSendFromISR+0x58>
 80053f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	623b      	str	r3, [r7, #32]
 8005406:	e7fe      	b.n	8005406 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d103      	bne.n	8005416 <xQueueGenericSendFromISR+0x66>
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <xQueueGenericSendFromISR+0x6a>
 8005416:	2301      	movs	r3, #1
 8005418:	e000      	b.n	800541c <xQueueGenericSendFromISR+0x6c>
 800541a:	2300      	movs	r3, #0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d109      	bne.n	8005434 <xQueueGenericSendFromISR+0x84>
 8005420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	61fb      	str	r3, [r7, #28]
 8005432:	e7fe      	b.n	8005432 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005434:	f001 fe2a 	bl	800708c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005438:	f3ef 8211 	mrs	r2, BASEPRI
 800543c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005440:	f383 8811 	msr	BASEPRI, r3
 8005444:	f3bf 8f6f 	isb	sy
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	61ba      	str	r2, [r7, #24]
 800544e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005450:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005452:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800545a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800545c:	429a      	cmp	r2, r3
 800545e:	d302      	bcc.n	8005466 <xQueueGenericSendFromISR+0xb6>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b02      	cmp	r3, #2
 8005464:	d12c      	bne.n	80054c0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005468:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800546c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	68b9      	ldr	r1, [r7, #8]
 8005474:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005476:	f000 f90b 	bl	8005690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800547a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800547e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005482:	d112      	bne.n	80054aa <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005488:	2b00      	cmp	r3, #0
 800548a:	d016      	beq.n	80054ba <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800548c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800548e:	3324      	adds	r3, #36	; 0x24
 8005490:	4618      	mov	r0, r3
 8005492:	f000 feb5 	bl	8006200 <xTaskRemoveFromEventList>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00e      	beq.n	80054ba <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00b      	beq.n	80054ba <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	e007      	b.n	80054ba <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80054aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80054ae:	3301      	adds	r3, #1
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	b25a      	sxtb	r2, r3
 80054b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80054ba:	2301      	movs	r3, #1
 80054bc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80054be:	e001      	b.n	80054c4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80054c0:	2300      	movs	r3, #0
 80054c2:	637b      	str	r3, [r7, #52]	; 0x34
 80054c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054c6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3738      	adds	r7, #56	; 0x38
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08c      	sub	sp, #48	; 0x30
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80054e4:	2300      	movs	r3, #0
 80054e6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d109      	bne.n	8005506 <xQueueReceive+0x2e>
	__asm volatile
 80054f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f6:	f383 8811 	msr	BASEPRI, r3
 80054fa:	f3bf 8f6f 	isb	sy
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	623b      	str	r3, [r7, #32]
 8005504:	e7fe      	b.n	8005504 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d103      	bne.n	8005514 <xQueueReceive+0x3c>
 800550c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <xQueueReceive+0x40>
 8005514:	2301      	movs	r3, #1
 8005516:	e000      	b.n	800551a <xQueueReceive+0x42>
 8005518:	2300      	movs	r3, #0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d109      	bne.n	8005532 <xQueueReceive+0x5a>
 800551e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e7fe      	b.n	8005530 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005532:	f001 f81f 	bl	8006574 <xTaskGetSchedulerState>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d102      	bne.n	8005542 <xQueueReceive+0x6a>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <xQueueReceive+0x6e>
 8005542:	2301      	movs	r3, #1
 8005544:	e000      	b.n	8005548 <xQueueReceive+0x70>
 8005546:	2300      	movs	r3, #0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d109      	bne.n	8005560 <xQueueReceive+0x88>
 800554c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005550:	f383 8811 	msr	BASEPRI, r3
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	f3bf 8f4f 	dsb	sy
 800555c:	61bb      	str	r3, [r7, #24]
 800555e:	e7fe      	b.n	800555e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005560:	f001 fcda 	bl	8006f18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	d01f      	beq.n	80055b0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005570:	68b9      	ldr	r1, [r7, #8]
 8005572:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005574:	f000 f8f6 	bl	8005764 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	1e5a      	subs	r2, r3, #1
 800557c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00f      	beq.n	80055a8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558a:	3310      	adds	r3, #16
 800558c:	4618      	mov	r0, r3
 800558e:	f000 fe37 	bl	8006200 <xTaskRemoveFromEventList>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d007      	beq.n	80055a8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005598:	4b3c      	ldr	r3, [pc, #240]	; (800568c <xQueueReceive+0x1b4>)
 800559a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055a8:	f001 fce4 	bl	8006f74 <vPortExitCritical>
				return pdPASS;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e069      	b.n	8005684 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d103      	bne.n	80055be <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055b6:	f001 fcdd 	bl	8006f74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055ba:	2300      	movs	r3, #0
 80055bc:	e062      	b.n	8005684 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d106      	bne.n	80055d2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055c4:	f107 0310 	add.w	r3, r7, #16
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 fe7b 	bl	80062c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055ce:	2301      	movs	r3, #1
 80055d0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055d2:	f001 fccf 	bl	8006f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055d6:	f000 fbf3 	bl	8005dc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055da:	f001 fc9d 	bl	8006f18 <vPortEnterCritical>
 80055de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055e4:	b25b      	sxtb	r3, r3
 80055e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ea:	d103      	bne.n	80055f4 <xQueueReceive+0x11c>
 80055ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055fa:	b25b      	sxtb	r3, r3
 80055fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005600:	d103      	bne.n	800560a <xQueueReceive+0x132>
 8005602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800560a:	f001 fcb3 	bl	8006f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800560e:	1d3a      	adds	r2, r7, #4
 8005610:	f107 0310 	add.w	r3, r7, #16
 8005614:	4611      	mov	r1, r2
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fe6a 	bl	80062f0 <xTaskCheckForTimeOut>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d123      	bne.n	800566a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005622:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005624:	f000 f916 	bl	8005854 <prvIsQueueEmpty>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d017      	beq.n	800565e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800562e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005630:	3324      	adds	r3, #36	; 0x24
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4611      	mov	r1, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fd94 	bl	8006164 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800563c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800563e:	f000 f8b7 	bl	80057b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005642:	f000 fbcb 	bl	8005ddc <xTaskResumeAll>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d189      	bne.n	8005560 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800564c:	4b0f      	ldr	r3, [pc, #60]	; (800568c <xQueueReceive+0x1b4>)
 800564e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	e780      	b.n	8005560 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800565e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005660:	f000 f8a6 	bl	80057b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005664:	f000 fbba 	bl	8005ddc <xTaskResumeAll>
 8005668:	e77a      	b.n	8005560 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800566a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800566c:	f000 f8a0 	bl	80057b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005670:	f000 fbb4 	bl	8005ddc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005674:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005676:	f000 f8ed 	bl	8005854 <prvIsQueueEmpty>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	f43f af6f 	beq.w	8005560 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005682:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005684:	4618      	mov	r0, r3
 8005686:	3730      	adds	r7, #48	; 0x30
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	e000ed04 	.word	0xe000ed04

08005690 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800569c:	2300      	movs	r3, #0
 800569e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10d      	bne.n	80056ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d14d      	bne.n	8005752 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 ff78 	bl	80065b0 <xTaskPriorityDisinherit>
 80056c0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	605a      	str	r2, [r3, #4]
 80056c8:	e043      	b.n	8005752 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d119      	bne.n	8005704 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6898      	ldr	r0, [r3, #8]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	461a      	mov	r2, r3
 80056da:	68b9      	ldr	r1, [r7, #8]
 80056dc:	f001 ff2c 	bl	8007538 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e8:	441a      	add	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d32b      	bcc.n	8005752 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	609a      	str	r2, [r3, #8]
 8005702:	e026      	b.n	8005752 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	68d8      	ldr	r0, [r3, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570c:	461a      	mov	r2, r3
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	f001 ff12 	bl	8007538 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	425b      	negs	r3, r3
 800571e:	441a      	add	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	68da      	ldr	r2, [r3, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d207      	bcs.n	8005740 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	425b      	negs	r3, r3
 800573a:	441a      	add	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d105      	bne.n	8005752 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	3b01      	subs	r3, #1
 8005750:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800575a:	697b      	ldr	r3, [r7, #20]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	d018      	beq.n	80057a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577e:	441a      	add	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68da      	ldr	r2, [r3, #12]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	429a      	cmp	r2, r3
 800578e:	d303      	bcc.n	8005798 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68d9      	ldr	r1, [r3, #12]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	461a      	mov	r2, r3
 80057a2:	6838      	ldr	r0, [r7, #0]
 80057a4:	f001 fec8 	bl	8007538 <memcpy>
	}
}
 80057a8:	bf00      	nop
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80057b8:	f001 fbae 	bl	8006f18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057c4:	e011      	b.n	80057ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d012      	beq.n	80057f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	3324      	adds	r3, #36	; 0x24
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 fd14 	bl	8006200 <xTaskRemoveFromEventList>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057de:	f000 fde7 	bl	80063b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057e2:	7bfb      	ldrb	r3, [r7, #15]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	dce9      	bgt.n	80057c6 <prvUnlockQueue+0x16>
 80057f2:	e000      	b.n	80057f6 <prvUnlockQueue+0x46>
					break;
 80057f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	22ff      	movs	r2, #255	; 0xff
 80057fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80057fe:	f001 fbb9 	bl	8006f74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005802:	f001 fb89 	bl	8006f18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800580c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800580e:	e011      	b.n	8005834 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d012      	beq.n	800583e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	3310      	adds	r3, #16
 800581c:	4618      	mov	r0, r3
 800581e:	f000 fcef 	bl	8006200 <xTaskRemoveFromEventList>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005828:	f000 fdc2 	bl	80063b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800582c:	7bbb      	ldrb	r3, [r7, #14]
 800582e:	3b01      	subs	r3, #1
 8005830:	b2db      	uxtb	r3, r3
 8005832:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005838:	2b00      	cmp	r3, #0
 800583a:	dce9      	bgt.n	8005810 <prvUnlockQueue+0x60>
 800583c:	e000      	b.n	8005840 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800583e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	22ff      	movs	r2, #255	; 0xff
 8005844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005848:	f001 fb94 	bl	8006f74 <vPortExitCritical>
}
 800584c:	bf00      	nop
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800585c:	f001 fb5c 	bl	8006f18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005864:	2b00      	cmp	r3, #0
 8005866:	d102      	bne.n	800586e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005868:	2301      	movs	r3, #1
 800586a:	60fb      	str	r3, [r7, #12]
 800586c:	e001      	b.n	8005872 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005872:	f001 fb7f 	bl	8006f74 <vPortExitCritical>

	return xReturn;
 8005876:	68fb      	ldr	r3, [r7, #12]
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005888:	f001 fb46 	bl	8006f18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005894:	429a      	cmp	r2, r3
 8005896:	d102      	bne.n	800589e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	e001      	b.n	80058a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800589e:	2300      	movs	r3, #0
 80058a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058a2:	f001 fb67 	bl	8006f74 <vPortExitCritical>

	return xReturn;
 80058a6:	68fb      	ldr	r3, [r7, #12]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]
 80058be:	e014      	b.n	80058ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80058c0:	4a0e      	ldr	r2, [pc, #56]	; (80058fc <vQueueAddToRegistry+0x4c>)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10b      	bne.n	80058e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058cc:	490b      	ldr	r1, [pc, #44]	; (80058fc <vQueueAddToRegistry+0x4c>)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	683a      	ldr	r2, [r7, #0]
 80058d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058d6:	4a09      	ldr	r2, [pc, #36]	; (80058fc <vQueueAddToRegistry+0x4c>)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	4413      	add	r3, r2
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058e2:	e005      	b.n	80058f0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	3301      	adds	r3, #1
 80058e8:	60fb      	str	r3, [r7, #12]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2b07      	cmp	r3, #7
 80058ee:	d9e7      	bls.n	80058c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058f0:	bf00      	nop
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bc80      	pop	{r7}
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	200025c8 	.word	0x200025c8

08005900 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005910:	f001 fb02 	bl	8006f18 <vPortEnterCritical>
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800591a:	b25b      	sxtb	r3, r3
 800591c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005920:	d103      	bne.n	800592a <vQueueWaitForMessageRestricted+0x2a>
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005930:	b25b      	sxtb	r3, r3
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005936:	d103      	bne.n	8005940 <vQueueWaitForMessageRestricted+0x40>
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005940:	f001 fb18 	bl	8006f74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005948:	2b00      	cmp	r3, #0
 800594a:	d106      	bne.n	800595a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	3324      	adds	r3, #36	; 0x24
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	68b9      	ldr	r1, [r7, #8]
 8005954:	4618      	mov	r0, r3
 8005956:	f000 fc29 	bl	80061ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800595a:	6978      	ldr	r0, [r7, #20]
 800595c:	f7ff ff28 	bl	80057b0 <prvUnlockQueue>
	}
 8005960:	bf00      	nop
 8005962:	3718      	adds	r7, #24
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005968:	b580      	push	{r7, lr}
 800596a:	b08e      	sub	sp, #56	; 0x38
 800596c:	af04      	add	r7, sp, #16
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
 8005974:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005978:	2b00      	cmp	r3, #0
 800597a:	d109      	bne.n	8005990 <xTaskCreateStatic+0x28>
 800597c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005980:	f383 8811 	msr	BASEPRI, r3
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	623b      	str	r3, [r7, #32]
 800598e:	e7fe      	b.n	800598e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005992:	2b00      	cmp	r3, #0
 8005994:	d109      	bne.n	80059aa <xTaskCreateStatic+0x42>
 8005996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	61fb      	str	r3, [r7, #28]
 80059a8:	e7fe      	b.n	80059a8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059aa:	235c      	movs	r3, #92	; 0x5c
 80059ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b5c      	cmp	r3, #92	; 0x5c
 80059b2:	d009      	beq.n	80059c8 <xTaskCreateStatic+0x60>
 80059b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	61bb      	str	r3, [r7, #24]
 80059c6:	e7fe      	b.n	80059c6 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d01e      	beq.n	8005a0c <xTaskCreateStatic+0xa4>
 80059ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01b      	beq.n	8005a0c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059dc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	2202      	movs	r2, #2
 80059e2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059e6:	2300      	movs	r3, #0
 80059e8:	9303      	str	r3, [sp, #12]
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	9302      	str	r3, [sp, #8]
 80059ee:	f107 0314 	add.w	r3, r7, #20
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	68b9      	ldr	r1, [r7, #8]
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f850 	bl	8005aa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005a06:	f000 f8d3 	bl	8005bb0 <prvAddNewTaskToReadyList>
 8005a0a:	e001      	b.n	8005a10 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a10:	697b      	ldr	r3, [r7, #20]
	}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3728      	adds	r7, #40	; 0x28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b08c      	sub	sp, #48	; 0x30
 8005a1e:	af04      	add	r7, sp, #16
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	603b      	str	r3, [r7, #0]
 8005a26:	4613      	mov	r3, r2
 8005a28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a2a:	88fb      	ldrh	r3, [r7, #6]
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f001 fb68 	bl	8007104 <pvPortMalloc>
 8005a34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00e      	beq.n	8005a5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005a3c:	205c      	movs	r0, #92	; 0x5c
 8005a3e:	f001 fb61 	bl	8007104 <pvPortMalloc>
 8005a42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	631a      	str	r2, [r3, #48]	; 0x30
 8005a50:	e005      	b.n	8005a5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a52:	6978      	ldr	r0, [r7, #20]
 8005a54:	f001 fc18 	bl	8007288 <vPortFree>
 8005a58:	e001      	b.n	8005a5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d017      	beq.n	8005a94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a6c:	88fa      	ldrh	r2, [r7, #6]
 8005a6e:	2300      	movs	r3, #0
 8005a70:	9303      	str	r3, [sp, #12]
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	9302      	str	r3, [sp, #8]
 8005a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 f80e 	bl	8005aa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a88:	69f8      	ldr	r0, [r7, #28]
 8005a8a:	f000 f891 	bl	8005bb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	61bb      	str	r3, [r7, #24]
 8005a92:	e002      	b.n	8005a9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a94:	f04f 33ff 	mov.w	r3, #4294967295
 8005a98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a9a:	69bb      	ldr	r3, [r7, #24]
	}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3720      	adds	r7, #32
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b088      	sub	sp, #32
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	461a      	mov	r2, r3
 8005abc:	21a5      	movs	r1, #165	; 0xa5
 8005abe:	f001 fd46 	bl	800754e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005acc:	3b01      	subs	r3, #1
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	4413      	add	r3, r2
 8005ad2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	f023 0307 	bic.w	r3, r3, #7
 8005ada:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	f003 0307 	and.w	r3, r3, #7
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d009      	beq.n	8005afa <prvInitialiseNewTask+0x56>
 8005ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aea:	f383 8811 	msr	BASEPRI, r3
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	f3bf 8f4f 	dsb	sy
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	e7fe      	b.n	8005af8 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
 8005afe:	e012      	b.n	8005b26 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	4413      	add	r3, r2
 8005b06:	7819      	ldrb	r1, [r3, #0]
 8005b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	3334      	adds	r3, #52	; 0x34
 8005b10:	460a      	mov	r2, r1
 8005b12:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	4413      	add	r3, r2
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d006      	beq.n	8005b2e <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	3301      	adds	r3, #1
 8005b24:	61fb      	str	r3, [r7, #28]
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	2b0f      	cmp	r3, #15
 8005b2a:	d9e9      	bls.n	8005b00 <prvInitialiseNewTask+0x5c>
 8005b2c:	e000      	b.n	8005b30 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005b2e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3a:	2b37      	cmp	r3, #55	; 0x37
 8005b3c:	d901      	bls.n	8005b42 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b3e:	2337      	movs	r3, #55	; 0x37
 8005b40:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b46:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b4c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b50:	2200      	movs	r2, #0
 8005b52:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b56:	3304      	adds	r3, #4
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7ff f9a0 	bl	8004e9e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b60:	3318      	adds	r3, #24
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff f99b 	bl	8004e9e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b6c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b70:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b76:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b7c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	2200      	movs	r2, #0
 8005b82:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	68f9      	ldr	r1, [r7, #12]
 8005b90:	69b8      	ldr	r0, [r7, #24]
 8005b92:	f001 f8d7 	bl	8006d44 <pxPortInitialiseStack>
 8005b96:	4602      	mov	r2, r0
 8005b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ba6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ba8:	bf00      	nop
 8005baa:	3720      	adds	r7, #32
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bb8:	f001 f9ae 	bl	8006f18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bbc:	4b2d      	ldr	r3, [pc, #180]	; (8005c74 <prvAddNewTaskToReadyList+0xc4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	4a2c      	ldr	r2, [pc, #176]	; (8005c74 <prvAddNewTaskToReadyList+0xc4>)
 8005bc4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bc6:	4b2c      	ldr	r3, [pc, #176]	; (8005c78 <prvAddNewTaskToReadyList+0xc8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d109      	bne.n	8005be2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bce:	4a2a      	ldr	r2, [pc, #168]	; (8005c78 <prvAddNewTaskToReadyList+0xc8>)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bd4:	4b27      	ldr	r3, [pc, #156]	; (8005c74 <prvAddNewTaskToReadyList+0xc4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d110      	bne.n	8005bfe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bdc:	f000 fc0c 	bl	80063f8 <prvInitialiseTaskLists>
 8005be0:	e00d      	b.n	8005bfe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005be2:	4b26      	ldr	r3, [pc, #152]	; (8005c7c <prvAddNewTaskToReadyList+0xcc>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d109      	bne.n	8005bfe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bea:	4b23      	ldr	r3, [pc, #140]	; (8005c78 <prvAddNewTaskToReadyList+0xc8>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d802      	bhi.n	8005bfe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bf8:	4a1f      	ldr	r2, [pc, #124]	; (8005c78 <prvAddNewTaskToReadyList+0xc8>)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bfe:	4b20      	ldr	r3, [pc, #128]	; (8005c80 <prvAddNewTaskToReadyList+0xd0>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3301      	adds	r3, #1
 8005c04:	4a1e      	ldr	r2, [pc, #120]	; (8005c80 <prvAddNewTaskToReadyList+0xd0>)
 8005c06:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c08:	4b1d      	ldr	r3, [pc, #116]	; (8005c80 <prvAddNewTaskToReadyList+0xd0>)
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c14:	4b1b      	ldr	r3, [pc, #108]	; (8005c84 <prvAddNewTaskToReadyList+0xd4>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d903      	bls.n	8005c24 <prvAddNewTaskToReadyList+0x74>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	4a18      	ldr	r2, [pc, #96]	; (8005c84 <prvAddNewTaskToReadyList+0xd4>)
 8005c22:	6013      	str	r3, [r2, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4a15      	ldr	r2, [pc, #84]	; (8005c88 <prvAddNewTaskToReadyList+0xd8>)
 8005c32:	441a      	add	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3304      	adds	r3, #4
 8005c38:	4619      	mov	r1, r3
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	f7ff f93b 	bl	8004eb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c40:	f001 f998 	bl	8006f74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c44:	4b0d      	ldr	r3, [pc, #52]	; (8005c7c <prvAddNewTaskToReadyList+0xcc>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00e      	beq.n	8005c6a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c4c:	4b0a      	ldr	r3, [pc, #40]	; (8005c78 <prvAddNewTaskToReadyList+0xc8>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d207      	bcs.n	8005c6a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c5a:	4b0c      	ldr	r3, [pc, #48]	; (8005c8c <prvAddNewTaskToReadyList+0xdc>)
 8005c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c6a:	bf00      	nop
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	20001584 	.word	0x20001584
 8005c78:	200010b0 	.word	0x200010b0
 8005c7c:	20001590 	.word	0x20001590
 8005c80:	200015a0 	.word	0x200015a0
 8005c84:	2000158c 	.word	0x2000158c
 8005c88:	200010b4 	.word	0x200010b4
 8005c8c:	e000ed04 	.word	0xe000ed04

08005c90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d016      	beq.n	8005cd0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ca2:	4b13      	ldr	r3, [pc, #76]	; (8005cf0 <vTaskDelay+0x60>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d009      	beq.n	8005cbe <vTaskDelay+0x2e>
 8005caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	60bb      	str	r3, [r7, #8]
 8005cbc:	e7fe      	b.n	8005cbc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005cbe:	f000 f87f 	bl	8005dc0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 fcdf 	bl	8006688 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cca:	f000 f887 	bl	8005ddc <xTaskResumeAll>
 8005cce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d107      	bne.n	8005ce6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005cd6:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <vTaskDelay+0x64>)
 8005cd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ce6:	bf00      	nop
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	200015ac 	.word	0x200015ac
 8005cf4:	e000ed04 	.word	0xe000ed04

08005cf8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08a      	sub	sp, #40	; 0x28
 8005cfc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d02:	2300      	movs	r3, #0
 8005d04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d06:	463a      	mov	r2, r7
 8005d08:	1d39      	adds	r1, r7, #4
 8005d0a:	f107 0308 	add.w	r3, r7, #8
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff f874 	bl	8004dfc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	9202      	str	r2, [sp, #8]
 8005d1c:	9301      	str	r3, [sp, #4]
 8005d1e:	2300      	movs	r3, #0
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	2300      	movs	r3, #0
 8005d24:	460a      	mov	r2, r1
 8005d26:	4920      	ldr	r1, [pc, #128]	; (8005da8 <vTaskStartScheduler+0xb0>)
 8005d28:	4820      	ldr	r0, [pc, #128]	; (8005dac <vTaskStartScheduler+0xb4>)
 8005d2a:	f7ff fe1d 	bl	8005968 <xTaskCreateStatic>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	4b1f      	ldr	r3, [pc, #124]	; (8005db0 <vTaskStartScheduler+0xb8>)
 8005d32:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d34:	4b1e      	ldr	r3, [pc, #120]	; (8005db0 <vTaskStartScheduler+0xb8>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d002      	beq.n	8005d42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	617b      	str	r3, [r7, #20]
 8005d40:	e001      	b.n	8005d46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d102      	bne.n	8005d52 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d4c:	f000 fcf0 	bl	8006730 <xTimerCreateTimerTask>
 8005d50:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d115      	bne.n	8005d84 <vTaskStartScheduler+0x8c>
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d6a:	4b12      	ldr	r3, [pc, #72]	; (8005db4 <vTaskStartScheduler+0xbc>)
 8005d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d72:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <vTaskStartScheduler+0xc0>)
 8005d74:	2201      	movs	r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d78:	4b10      	ldr	r3, [pc, #64]	; (8005dbc <vTaskStartScheduler+0xc4>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d7e:	f001 f85b 	bl	8006e38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d82:	e00d      	b.n	8005da0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d109      	bne.n	8005da0 <vTaskStartScheduler+0xa8>
 8005d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	60fb      	str	r3, [r7, #12]
 8005d9e:	e7fe      	b.n	8005d9e <vTaskStartScheduler+0xa6>
}
 8005da0:	bf00      	nop
 8005da2:	3718      	adds	r7, #24
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	08007b74 	.word	0x08007b74
 8005dac:	080063c9 	.word	0x080063c9
 8005db0:	200015a8 	.word	0x200015a8
 8005db4:	200015a4 	.word	0x200015a4
 8005db8:	20001590 	.word	0x20001590
 8005dbc:	20001588 	.word	0x20001588

08005dc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005dc4:	4b04      	ldr	r3, [pc, #16]	; (8005dd8 <vTaskSuspendAll+0x18>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3301      	adds	r3, #1
 8005dca:	4a03      	ldr	r2, [pc, #12]	; (8005dd8 <vTaskSuspendAll+0x18>)
 8005dcc:	6013      	str	r3, [r2, #0]
}
 8005dce:	bf00      	nop
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bc80      	pop	{r7}
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	200015ac 	.word	0x200015ac

08005ddc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005de6:	2300      	movs	r3, #0
 8005de8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005dea:	4b41      	ldr	r3, [pc, #260]	; (8005ef0 <xTaskResumeAll+0x114>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d109      	bne.n	8005e06 <xTaskResumeAll+0x2a>
 8005df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	e7fe      	b.n	8005e04 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e06:	f001 f887 	bl	8006f18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e0a:	4b39      	ldr	r3, [pc, #228]	; (8005ef0 <xTaskResumeAll+0x114>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	4a37      	ldr	r2, [pc, #220]	; (8005ef0 <xTaskResumeAll+0x114>)
 8005e12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e14:	4b36      	ldr	r3, [pc, #216]	; (8005ef0 <xTaskResumeAll+0x114>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d162      	bne.n	8005ee2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e1c:	4b35      	ldr	r3, [pc, #212]	; (8005ef4 <xTaskResumeAll+0x118>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d05e      	beq.n	8005ee2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e24:	e02f      	b.n	8005e86 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005e26:	4b34      	ldr	r3, [pc, #208]	; (8005ef8 <xTaskResumeAll+0x11c>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	3318      	adds	r3, #24
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7ff f89a 	bl	8004f6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff f895 	bl	8004f6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e46:	4b2d      	ldr	r3, [pc, #180]	; (8005efc <xTaskResumeAll+0x120>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d903      	bls.n	8005e56 <xTaskResumeAll+0x7a>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e52:	4a2a      	ldr	r2, [pc, #168]	; (8005efc <xTaskResumeAll+0x120>)
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4413      	add	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4a27      	ldr	r2, [pc, #156]	; (8005f00 <xTaskResumeAll+0x124>)
 8005e64:	441a      	add	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	f7ff f822 	bl	8004eb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e76:	4b23      	ldr	r3, [pc, #140]	; (8005f04 <xTaskResumeAll+0x128>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d302      	bcc.n	8005e86 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005e80:	4b21      	ldr	r3, [pc, #132]	; (8005f08 <xTaskResumeAll+0x12c>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e86:	4b1c      	ldr	r3, [pc, #112]	; (8005ef8 <xTaskResumeAll+0x11c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1cb      	bne.n	8005e26 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e94:	f000 fb4a 	bl	800652c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e98:	4b1c      	ldr	r3, [pc, #112]	; (8005f0c <xTaskResumeAll+0x130>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d010      	beq.n	8005ec6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ea4:	f000 f844 	bl	8005f30 <xTaskIncrementTick>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005eae:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <xTaskResumeAll+0x12c>)
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1f1      	bne.n	8005ea4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005ec0:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <xTaskResumeAll+0x130>)
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ec6:	4b10      	ldr	r3, [pc, #64]	; (8005f08 <xTaskResumeAll+0x12c>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d009      	beq.n	8005ee2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ed2:	4b0f      	ldr	r3, [pc, #60]	; (8005f10 <xTaskResumeAll+0x134>)
 8005ed4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ed8:	601a      	str	r2, [r3, #0]
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ee2:	f001 f847 	bl	8006f74 <vPortExitCritical>

	return xAlreadyYielded;
 8005ee6:	68bb      	ldr	r3, [r7, #8]
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	200015ac 	.word	0x200015ac
 8005ef4:	20001584 	.word	0x20001584
 8005ef8:	20001544 	.word	0x20001544
 8005efc:	2000158c 	.word	0x2000158c
 8005f00:	200010b4 	.word	0x200010b4
 8005f04:	200010b0 	.word	0x200010b0
 8005f08:	20001598 	.word	0x20001598
 8005f0c:	20001594 	.word	0x20001594
 8005f10:	e000ed04 	.word	0xe000ed04

08005f14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f1a:	4b04      	ldr	r3, [pc, #16]	; (8005f2c <xTaskGetTickCount+0x18>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f20:	687b      	ldr	r3, [r7, #4]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bc80      	pop	{r7}
 8005f2a:	4770      	bx	lr
 8005f2c:	20001588 	.word	0x20001588

08005f30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f36:	2300      	movs	r3, #0
 8005f38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f3a:	4b51      	ldr	r3, [pc, #324]	; (8006080 <xTaskIncrementTick+0x150>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f040 808d 	bne.w	800605e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f44:	4b4f      	ldr	r3, [pc, #316]	; (8006084 <xTaskIncrementTick+0x154>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f4c:	4a4d      	ldr	r2, [pc, #308]	; (8006084 <xTaskIncrementTick+0x154>)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d11f      	bne.n	8005f98 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f58:	4b4b      	ldr	r3, [pc, #300]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d009      	beq.n	8005f76 <xTaskIncrementTick+0x46>
 8005f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	603b      	str	r3, [r7, #0]
 8005f74:	e7fe      	b.n	8005f74 <xTaskIncrementTick+0x44>
 8005f76:	4b44      	ldr	r3, [pc, #272]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	4b43      	ldr	r3, [pc, #268]	; (800608c <xTaskIncrementTick+0x15c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a41      	ldr	r2, [pc, #260]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	4a41      	ldr	r2, [pc, #260]	; (800608c <xTaskIncrementTick+0x15c>)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	4b41      	ldr	r3, [pc, #260]	; (8006090 <xTaskIncrementTick+0x160>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	4a3f      	ldr	r2, [pc, #252]	; (8006090 <xTaskIncrementTick+0x160>)
 8005f92:	6013      	str	r3, [r2, #0]
 8005f94:	f000 faca 	bl	800652c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f98:	4b3e      	ldr	r3, [pc, #248]	; (8006094 <xTaskIncrementTick+0x164>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d34e      	bcc.n	8006040 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fa2:	4b39      	ldr	r3, [pc, #228]	; (8006088 <xTaskIncrementTick+0x158>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <xTaskIncrementTick+0x80>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e000      	b.n	8005fb2 <xTaskIncrementTick+0x82>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d004      	beq.n	8005fc0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fb6:	4b37      	ldr	r3, [pc, #220]	; (8006094 <xTaskIncrementTick+0x164>)
 8005fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005fbc:	601a      	str	r2, [r3, #0]
					break;
 8005fbe:	e03f      	b.n	8006040 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fc0:	4b31      	ldr	r3, [pc, #196]	; (8006088 <xTaskIncrementTick+0x158>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d203      	bcs.n	8005fe0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fd8:	4a2e      	ldr	r2, [pc, #184]	; (8006094 <xTaskIncrementTick+0x164>)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6013      	str	r3, [r2, #0]
						break;
 8005fde:	e02f      	b.n	8006040 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7fe ffc1 	bl	8004f6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d004      	beq.n	8005ffc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	3318      	adds	r3, #24
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fe ffb8 	bl	8004f6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006000:	4b25      	ldr	r3, [pc, #148]	; (8006098 <xTaskIncrementTick+0x168>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d903      	bls.n	8006010 <xTaskIncrementTick+0xe0>
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600c:	4a22      	ldr	r2, [pc, #136]	; (8006098 <xTaskIncrementTick+0x168>)
 800600e:	6013      	str	r3, [r2, #0]
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006014:	4613      	mov	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	4a1f      	ldr	r2, [pc, #124]	; (800609c <xTaskIncrementTick+0x16c>)
 800601e:	441a      	add	r2, r3
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	3304      	adds	r3, #4
 8006024:	4619      	mov	r1, r3
 8006026:	4610      	mov	r0, r2
 8006028:	f7fe ff45 	bl	8004eb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006030:	4b1b      	ldr	r3, [pc, #108]	; (80060a0 <xTaskIncrementTick+0x170>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006036:	429a      	cmp	r2, r3
 8006038:	d3b3      	bcc.n	8005fa2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800603a:	2301      	movs	r3, #1
 800603c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800603e:	e7b0      	b.n	8005fa2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006040:	4b17      	ldr	r3, [pc, #92]	; (80060a0 <xTaskIncrementTick+0x170>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006046:	4915      	ldr	r1, [pc, #84]	; (800609c <xTaskIncrementTick+0x16c>)
 8006048:	4613      	mov	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	440b      	add	r3, r1
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d907      	bls.n	8006068 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006058:	2301      	movs	r3, #1
 800605a:	617b      	str	r3, [r7, #20]
 800605c:	e004      	b.n	8006068 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800605e:	4b11      	ldr	r3, [pc, #68]	; (80060a4 <xTaskIncrementTick+0x174>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	3301      	adds	r3, #1
 8006064:	4a0f      	ldr	r2, [pc, #60]	; (80060a4 <xTaskIncrementTick+0x174>)
 8006066:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006068:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <xTaskIncrementTick+0x178>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006070:	2301      	movs	r3, #1
 8006072:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006074:	697b      	ldr	r3, [r7, #20]
}
 8006076:	4618      	mov	r0, r3
 8006078:	3718      	adds	r7, #24
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	200015ac 	.word	0x200015ac
 8006084:	20001588 	.word	0x20001588
 8006088:	2000153c 	.word	0x2000153c
 800608c:	20001540 	.word	0x20001540
 8006090:	2000159c 	.word	0x2000159c
 8006094:	200015a4 	.word	0x200015a4
 8006098:	2000158c 	.word	0x2000158c
 800609c:	200010b4 	.word	0x200010b4
 80060a0:	200010b0 	.word	0x200010b0
 80060a4:	20001594 	.word	0x20001594
 80060a8:	20001598 	.word	0x20001598

080060ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060b2:	4b27      	ldr	r3, [pc, #156]	; (8006150 <vTaskSwitchContext+0xa4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060ba:	4b26      	ldr	r3, [pc, #152]	; (8006154 <vTaskSwitchContext+0xa8>)
 80060bc:	2201      	movs	r2, #1
 80060be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060c0:	e040      	b.n	8006144 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80060c2:	4b24      	ldr	r3, [pc, #144]	; (8006154 <vTaskSwitchContext+0xa8>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80060c8:	4b23      	ldr	r3, [pc, #140]	; (8006158 <vTaskSwitchContext+0xac>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	e00f      	b.n	80060f0 <vTaskSwitchContext+0x44>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d109      	bne.n	80060ea <vTaskSwitchContext+0x3e>
 80060d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	607b      	str	r3, [r7, #4]
 80060e8:	e7fe      	b.n	80060e8 <vTaskSwitchContext+0x3c>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	3b01      	subs	r3, #1
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	491a      	ldr	r1, [pc, #104]	; (800615c <vTaskSwitchContext+0xb0>)
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	440b      	add	r3, r1
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0e5      	beq.n	80060d0 <vTaskSwitchContext+0x24>
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	4613      	mov	r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	4413      	add	r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	4a13      	ldr	r2, [pc, #76]	; (800615c <vTaskSwitchContext+0xb0>)
 8006110:	4413      	add	r3, r2
 8006112:	60bb      	str	r3, [r7, #8]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	685a      	ldr	r2, [r3, #4]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	605a      	str	r2, [r3, #4]
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	3308      	adds	r3, #8
 8006126:	429a      	cmp	r2, r3
 8006128:	d104      	bne.n	8006134 <vTaskSwitchContext+0x88>
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	605a      	str	r2, [r3, #4]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	4a09      	ldr	r2, [pc, #36]	; (8006160 <vTaskSwitchContext+0xb4>)
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	4a06      	ldr	r2, [pc, #24]	; (8006158 <vTaskSwitchContext+0xac>)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6013      	str	r3, [r2, #0]
}
 8006144:	bf00      	nop
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	bc80      	pop	{r7}
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	200015ac 	.word	0x200015ac
 8006154:	20001598 	.word	0x20001598
 8006158:	2000158c 	.word	0x2000158c
 800615c:	200010b4 	.word	0x200010b4
 8006160:	200010b0 	.word	0x200010b0

08006164 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <vTaskPlaceOnEventList+0x24>
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	e7fe      	b.n	8006186 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006188:	4b07      	ldr	r3, [pc, #28]	; (80061a8 <vTaskPlaceOnEventList+0x44>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3318      	adds	r3, #24
 800618e:	4619      	mov	r1, r3
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7fe feb3 	bl	8004efc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006196:	2101      	movs	r1, #1
 8006198:	6838      	ldr	r0, [r7, #0]
 800619a:	f000 fa75 	bl	8006688 <prvAddCurrentTaskToDelayedList>
}
 800619e:	bf00      	nop
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	200010b0 	.word	0x200010b0

080061ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d109      	bne.n	80061d2 <vTaskPlaceOnEventListRestricted+0x26>
 80061be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c2:	f383 8811 	msr	BASEPRI, r3
 80061c6:	f3bf 8f6f 	isb	sy
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	617b      	str	r3, [r7, #20]
 80061d0:	e7fe      	b.n	80061d0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061d2:	4b0a      	ldr	r3, [pc, #40]	; (80061fc <vTaskPlaceOnEventListRestricted+0x50>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3318      	adds	r3, #24
 80061d8:	4619      	mov	r1, r3
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f7fe fe6b 	bl	8004eb6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d002      	beq.n	80061ec <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80061e6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061ec:	6879      	ldr	r1, [r7, #4]
 80061ee:	68b8      	ldr	r0, [r7, #8]
 80061f0:	f000 fa4a 	bl	8006688 <prvAddCurrentTaskToDelayedList>
	}
 80061f4:	bf00      	nop
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	200010b0 	.word	0x200010b0

08006200 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d109      	bne.n	800622a <xTaskRemoveFromEventList+0x2a>
 8006216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	60fb      	str	r3, [r7, #12]
 8006228:	e7fe      	b.n	8006228 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	3318      	adds	r3, #24
 800622e:	4618      	mov	r0, r3
 8006230:	f7fe fe9c 	bl	8004f6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006234:	4b1d      	ldr	r3, [pc, #116]	; (80062ac <xTaskRemoveFromEventList+0xac>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d11d      	bne.n	8006278 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	3304      	adds	r3, #4
 8006240:	4618      	mov	r0, r3
 8006242:	f7fe fe93 	bl	8004f6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800624a:	4b19      	ldr	r3, [pc, #100]	; (80062b0 <xTaskRemoveFromEventList+0xb0>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d903      	bls.n	800625a <xTaskRemoveFromEventList+0x5a>
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006256:	4a16      	ldr	r2, [pc, #88]	; (80062b0 <xTaskRemoveFromEventList+0xb0>)
 8006258:	6013      	str	r3, [r2, #0]
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800625e:	4613      	mov	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	4a13      	ldr	r2, [pc, #76]	; (80062b4 <xTaskRemoveFromEventList+0xb4>)
 8006268:	441a      	add	r2, r3
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	3304      	adds	r3, #4
 800626e:	4619      	mov	r1, r3
 8006270:	4610      	mov	r0, r2
 8006272:	f7fe fe20 	bl	8004eb6 <vListInsertEnd>
 8006276:	e005      	b.n	8006284 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	3318      	adds	r3, #24
 800627c:	4619      	mov	r1, r3
 800627e:	480e      	ldr	r0, [pc, #56]	; (80062b8 <xTaskRemoveFromEventList+0xb8>)
 8006280:	f7fe fe19 	bl	8004eb6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006288:	4b0c      	ldr	r3, [pc, #48]	; (80062bc <xTaskRemoveFromEventList+0xbc>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628e:	429a      	cmp	r2, r3
 8006290:	d905      	bls.n	800629e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006292:	2301      	movs	r3, #1
 8006294:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006296:	4b0a      	ldr	r3, [pc, #40]	; (80062c0 <xTaskRemoveFromEventList+0xc0>)
 8006298:	2201      	movs	r2, #1
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	e001      	b.n	80062a2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800629e:	2300      	movs	r3, #0
 80062a0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80062a2:	697b      	ldr	r3, [r7, #20]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3718      	adds	r7, #24
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	200015ac 	.word	0x200015ac
 80062b0:	2000158c 	.word	0x2000158c
 80062b4:	200010b4 	.word	0x200010b4
 80062b8:	20001544 	.word	0x20001544
 80062bc:	200010b0 	.word	0x200010b0
 80062c0:	20001598 	.word	0x20001598

080062c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062cc:	4b06      	ldr	r3, [pc, #24]	; (80062e8 <vTaskInternalSetTimeOutState+0x24>)
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062d4:	4b05      	ldr	r3, [pc, #20]	; (80062ec <vTaskInternalSetTimeOutState+0x28>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	605a      	str	r2, [r3, #4]
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	2000159c 	.word	0x2000159c
 80062ec:	20001588 	.word	0x20001588

080062f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d109      	bne.n	8006314 <xTaskCheckForTimeOut+0x24>
 8006300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	613b      	str	r3, [r7, #16]
 8006312:	e7fe      	b.n	8006312 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d109      	bne.n	800632e <xTaskCheckForTimeOut+0x3e>
 800631a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	60fb      	str	r3, [r7, #12]
 800632c:	e7fe      	b.n	800632c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800632e:	f000 fdf3 	bl	8006f18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006332:	4b1d      	ldr	r3, [pc, #116]	; (80063a8 <xTaskCheckForTimeOut+0xb8>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800634a:	d102      	bne.n	8006352 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800634c:	2300      	movs	r3, #0
 800634e:	61fb      	str	r3, [r7, #28]
 8006350:	e023      	b.n	800639a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	4b15      	ldr	r3, [pc, #84]	; (80063ac <xTaskCheckForTimeOut+0xbc>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d007      	beq.n	800636e <xTaskCheckForTimeOut+0x7e>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	429a      	cmp	r2, r3
 8006366:	d302      	bcc.n	800636e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006368:	2301      	movs	r3, #1
 800636a:	61fb      	str	r3, [r7, #28]
 800636c:	e015      	b.n	800639a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	429a      	cmp	r2, r3
 8006376:	d20b      	bcs.n	8006390 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	1ad2      	subs	r2, r2, r3
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f7ff ff9d 	bl	80062c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800638a:	2300      	movs	r3, #0
 800638c:	61fb      	str	r3, [r7, #28]
 800638e:	e004      	b.n	800639a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	2200      	movs	r2, #0
 8006394:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006396:	2301      	movs	r3, #1
 8006398:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800639a:	f000 fdeb 	bl	8006f74 <vPortExitCritical>

	return xReturn;
 800639e:	69fb      	ldr	r3, [r7, #28]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3720      	adds	r7, #32
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	20001588 	.word	0x20001588
 80063ac:	2000159c 	.word	0x2000159c

080063b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063b4:	4b03      	ldr	r3, [pc, #12]	; (80063c4 <vTaskMissedYield+0x14>)
 80063b6:	2201      	movs	r2, #1
 80063b8:	601a      	str	r2, [r3, #0]
}
 80063ba:	bf00      	nop
 80063bc:	46bd      	mov	sp, r7
 80063be:	bc80      	pop	{r7}
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	20001598 	.word	0x20001598

080063c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063d0:	f000 f852 	bl	8006478 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063d4:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <prvIdleTask+0x28>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d9f9      	bls.n	80063d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <prvIdleTask+0x2c>)
 80063de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	f3bf 8f4f 	dsb	sy
 80063e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063ec:	e7f0      	b.n	80063d0 <prvIdleTask+0x8>
 80063ee:	bf00      	nop
 80063f0:	200010b4 	.word	0x200010b4
 80063f4:	e000ed04 	.word	0xe000ed04

080063f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063fe:	2300      	movs	r3, #0
 8006400:	607b      	str	r3, [r7, #4]
 8006402:	e00c      	b.n	800641e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	4613      	mov	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4413      	add	r3, r2
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4a12      	ldr	r2, [pc, #72]	; (8006458 <prvInitialiseTaskLists+0x60>)
 8006410:	4413      	add	r3, r2
 8006412:	4618      	mov	r0, r3
 8006414:	f7fe fd24 	bl	8004e60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	3301      	adds	r3, #1
 800641c:	607b      	str	r3, [r7, #4]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b37      	cmp	r3, #55	; 0x37
 8006422:	d9ef      	bls.n	8006404 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006424:	480d      	ldr	r0, [pc, #52]	; (800645c <prvInitialiseTaskLists+0x64>)
 8006426:	f7fe fd1b 	bl	8004e60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800642a:	480d      	ldr	r0, [pc, #52]	; (8006460 <prvInitialiseTaskLists+0x68>)
 800642c:	f7fe fd18 	bl	8004e60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006430:	480c      	ldr	r0, [pc, #48]	; (8006464 <prvInitialiseTaskLists+0x6c>)
 8006432:	f7fe fd15 	bl	8004e60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006436:	480c      	ldr	r0, [pc, #48]	; (8006468 <prvInitialiseTaskLists+0x70>)
 8006438:	f7fe fd12 	bl	8004e60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800643c:	480b      	ldr	r0, [pc, #44]	; (800646c <prvInitialiseTaskLists+0x74>)
 800643e:	f7fe fd0f 	bl	8004e60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006442:	4b0b      	ldr	r3, [pc, #44]	; (8006470 <prvInitialiseTaskLists+0x78>)
 8006444:	4a05      	ldr	r2, [pc, #20]	; (800645c <prvInitialiseTaskLists+0x64>)
 8006446:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006448:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <prvInitialiseTaskLists+0x7c>)
 800644a:	4a05      	ldr	r2, [pc, #20]	; (8006460 <prvInitialiseTaskLists+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
}
 800644e:	bf00      	nop
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	200010b4 	.word	0x200010b4
 800645c:	20001514 	.word	0x20001514
 8006460:	20001528 	.word	0x20001528
 8006464:	20001544 	.word	0x20001544
 8006468:	20001558 	.word	0x20001558
 800646c:	20001570 	.word	0x20001570
 8006470:	2000153c 	.word	0x2000153c
 8006474:	20001540 	.word	0x20001540

08006478 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800647e:	e019      	b.n	80064b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006480:	f000 fd4a 	bl	8006f18 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006484:	4b0f      	ldr	r3, [pc, #60]	; (80064c4 <prvCheckTasksWaitingTermination+0x4c>)
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	3304      	adds	r3, #4
 8006490:	4618      	mov	r0, r3
 8006492:	f7fe fd6b 	bl	8004f6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006496:	4b0c      	ldr	r3, [pc, #48]	; (80064c8 <prvCheckTasksWaitingTermination+0x50>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3b01      	subs	r3, #1
 800649c:	4a0a      	ldr	r2, [pc, #40]	; (80064c8 <prvCheckTasksWaitingTermination+0x50>)
 800649e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064a0:	4b0a      	ldr	r3, [pc, #40]	; (80064cc <prvCheckTasksWaitingTermination+0x54>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3b01      	subs	r3, #1
 80064a6:	4a09      	ldr	r2, [pc, #36]	; (80064cc <prvCheckTasksWaitingTermination+0x54>)
 80064a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064aa:	f000 fd63 	bl	8006f74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f80e 	bl	80064d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064b4:	4b05      	ldr	r3, [pc, #20]	; (80064cc <prvCheckTasksWaitingTermination+0x54>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1e1      	bne.n	8006480 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064bc:	bf00      	nop
 80064be:	3708      	adds	r7, #8
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	20001558 	.word	0x20001558
 80064c8:	20001584 	.word	0x20001584
 80064cc:	2000156c 	.word	0x2000156c

080064d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d108      	bne.n	80064f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 fece 	bl	8007288 <vPortFree>
				vPortFree( pxTCB );
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 fecb 	bl	8007288 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064f2:	e017      	b.n	8006524 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d103      	bne.n	8006506 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fec2 	bl	8007288 <vPortFree>
	}
 8006504:	e00e      	b.n	8006524 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800650c:	2b02      	cmp	r3, #2
 800650e:	d009      	beq.n	8006524 <prvDeleteTCB+0x54>
 8006510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	60fb      	str	r3, [r7, #12]
 8006522:	e7fe      	b.n	8006522 <prvDeleteTCB+0x52>
	}
 8006524:	bf00      	nop
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006532:	4b0e      	ldr	r3, [pc, #56]	; (800656c <prvResetNextTaskUnblockTime+0x40>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <prvResetNextTaskUnblockTime+0x14>
 800653c:	2301      	movs	r3, #1
 800653e:	e000      	b.n	8006542 <prvResetNextTaskUnblockTime+0x16>
 8006540:	2300      	movs	r3, #0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d004      	beq.n	8006550 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006546:	4b0a      	ldr	r3, [pc, #40]	; (8006570 <prvResetNextTaskUnblockTime+0x44>)
 8006548:	f04f 32ff 	mov.w	r2, #4294967295
 800654c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800654e:	e008      	b.n	8006562 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006550:	4b06      	ldr	r3, [pc, #24]	; (800656c <prvResetNextTaskUnblockTime+0x40>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	4a04      	ldr	r2, [pc, #16]	; (8006570 <prvResetNextTaskUnblockTime+0x44>)
 8006560:	6013      	str	r3, [r2, #0]
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr
 800656c:	2000153c 	.word	0x2000153c
 8006570:	200015a4 	.word	0x200015a4

08006574 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800657a:	4b0b      	ldr	r3, [pc, #44]	; (80065a8 <xTaskGetSchedulerState+0x34>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d102      	bne.n	8006588 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006582:	2301      	movs	r3, #1
 8006584:	607b      	str	r3, [r7, #4]
 8006586:	e008      	b.n	800659a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006588:	4b08      	ldr	r3, [pc, #32]	; (80065ac <xTaskGetSchedulerState+0x38>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d102      	bne.n	8006596 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006590:	2302      	movs	r3, #2
 8006592:	607b      	str	r3, [r7, #4]
 8006594:	e001      	b.n	800659a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006596:	2300      	movs	r3, #0
 8006598:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800659a:	687b      	ldr	r3, [r7, #4]
	}
 800659c:	4618      	mov	r0, r3
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	20001590 	.word	0x20001590
 80065ac:	200015ac 	.word	0x200015ac

080065b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d054      	beq.n	8006670 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065c6:	4b2d      	ldr	r3, [pc, #180]	; (800667c <xTaskPriorityDisinherit+0xcc>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	693a      	ldr	r2, [r7, #16]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d009      	beq.n	80065e4 <xTaskPriorityDisinherit+0x34>
 80065d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d4:	f383 8811 	msr	BASEPRI, r3
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	60fb      	str	r3, [r7, #12]
 80065e2:	e7fe      	b.n	80065e2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d109      	bne.n	8006600 <xTaskPriorityDisinherit+0x50>
 80065ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	60bb      	str	r3, [r7, #8]
 80065fe:	e7fe      	b.n	80065fe <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006604:	1e5a      	subs	r2, r3, #1
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006612:	429a      	cmp	r2, r3
 8006614:	d02c      	beq.n	8006670 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800661a:	2b00      	cmp	r3, #0
 800661c:	d128      	bne.n	8006670 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	3304      	adds	r3, #4
 8006622:	4618      	mov	r0, r3
 8006624:	f7fe fca2 	bl	8004f6c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006640:	4b0f      	ldr	r3, [pc, #60]	; (8006680 <xTaskPriorityDisinherit+0xd0>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	429a      	cmp	r2, r3
 8006646:	d903      	bls.n	8006650 <xTaskPriorityDisinherit+0xa0>
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664c:	4a0c      	ldr	r2, [pc, #48]	; (8006680 <xTaskPriorityDisinherit+0xd0>)
 800664e:	6013      	str	r3, [r2, #0]
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006654:	4613      	mov	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	4a09      	ldr	r2, [pc, #36]	; (8006684 <xTaskPriorityDisinherit+0xd4>)
 800665e:	441a      	add	r2, r3
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	3304      	adds	r3, #4
 8006664:	4619      	mov	r1, r3
 8006666:	4610      	mov	r0, r2
 8006668:	f7fe fc25 	bl	8004eb6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800666c:	2301      	movs	r3, #1
 800666e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006670:	697b      	ldr	r3, [r7, #20]
	}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	200010b0 	.word	0x200010b0
 8006680:	2000158c 	.word	0x2000158c
 8006684:	200010b4 	.word	0x200010b4

08006688 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006692:	4b21      	ldr	r3, [pc, #132]	; (8006718 <prvAddCurrentTaskToDelayedList+0x90>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006698:	4b20      	ldr	r3, [pc, #128]	; (800671c <prvAddCurrentTaskToDelayedList+0x94>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3304      	adds	r3, #4
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fe fc64 	bl	8004f6c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d10a      	bne.n	80066c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d007      	beq.n	80066c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066b2:	4b1a      	ldr	r3, [pc, #104]	; (800671c <prvAddCurrentTaskToDelayedList+0x94>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3304      	adds	r3, #4
 80066b8:	4619      	mov	r1, r3
 80066ba:	4819      	ldr	r0, [pc, #100]	; (8006720 <prvAddCurrentTaskToDelayedList+0x98>)
 80066bc:	f7fe fbfb 	bl	8004eb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066c0:	e026      	b.n	8006710 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4413      	add	r3, r2
 80066c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066ca:	4b14      	ldr	r3, [pc, #80]	; (800671c <prvAddCurrentTaskToDelayedList+0x94>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d209      	bcs.n	80066ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066da:	4b12      	ldr	r3, [pc, #72]	; (8006724 <prvAddCurrentTaskToDelayedList+0x9c>)
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	4b0f      	ldr	r3, [pc, #60]	; (800671c <prvAddCurrentTaskToDelayedList+0x94>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3304      	adds	r3, #4
 80066e4:	4619      	mov	r1, r3
 80066e6:	4610      	mov	r0, r2
 80066e8:	f7fe fc08 	bl	8004efc <vListInsert>
}
 80066ec:	e010      	b.n	8006710 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ee:	4b0e      	ldr	r3, [pc, #56]	; (8006728 <prvAddCurrentTaskToDelayedList+0xa0>)
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	4b0a      	ldr	r3, [pc, #40]	; (800671c <prvAddCurrentTaskToDelayedList+0x94>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3304      	adds	r3, #4
 80066f8:	4619      	mov	r1, r3
 80066fa:	4610      	mov	r0, r2
 80066fc:	f7fe fbfe 	bl	8004efc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006700:	4b0a      	ldr	r3, [pc, #40]	; (800672c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	429a      	cmp	r2, r3
 8006708:	d202      	bcs.n	8006710 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800670a:	4a08      	ldr	r2, [pc, #32]	; (800672c <prvAddCurrentTaskToDelayedList+0xa4>)
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	6013      	str	r3, [r2, #0]
}
 8006710:	bf00      	nop
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	20001588 	.word	0x20001588
 800671c:	200010b0 	.word	0x200010b0
 8006720:	20001570 	.word	0x20001570
 8006724:	20001540 	.word	0x20001540
 8006728:	2000153c 	.word	0x2000153c
 800672c:	200015a4 	.word	0x200015a4

08006730 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	; 0x28
 8006734:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006736:	2300      	movs	r3, #0
 8006738:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800673a:	f000 fac3 	bl	8006cc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800673e:	4b1c      	ldr	r3, [pc, #112]	; (80067b0 <xTimerCreateTimerTask+0x80>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d021      	beq.n	800678a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006746:	2300      	movs	r3, #0
 8006748:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800674a:	2300      	movs	r3, #0
 800674c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800674e:	1d3a      	adds	r2, r7, #4
 8006750:	f107 0108 	add.w	r1, r7, #8
 8006754:	f107 030c 	add.w	r3, r7, #12
 8006758:	4618      	mov	r0, r3
 800675a:	f7fe fb67 	bl	8004e2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800675e:	6879      	ldr	r1, [r7, #4]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	9202      	str	r2, [sp, #8]
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	2302      	movs	r3, #2
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	2300      	movs	r3, #0
 800676e:	460a      	mov	r2, r1
 8006770:	4910      	ldr	r1, [pc, #64]	; (80067b4 <xTimerCreateTimerTask+0x84>)
 8006772:	4811      	ldr	r0, [pc, #68]	; (80067b8 <xTimerCreateTimerTask+0x88>)
 8006774:	f7ff f8f8 	bl	8005968 <xTaskCreateStatic>
 8006778:	4602      	mov	r2, r0
 800677a:	4b10      	ldr	r3, [pc, #64]	; (80067bc <xTimerCreateTimerTask+0x8c>)
 800677c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800677e:	4b0f      	ldr	r3, [pc, #60]	; (80067bc <xTimerCreateTimerTask+0x8c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d001      	beq.n	800678a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006786:	2301      	movs	r3, #1
 8006788:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d109      	bne.n	80067a4 <xTimerCreateTimerTask+0x74>
 8006790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	e7fe      	b.n	80067a2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80067a4:	697b      	ldr	r3, [r7, #20]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	200015e0 	.word	0x200015e0
 80067b4:	08007b7c 	.word	0x08007b7c
 80067b8:	080068d9 	.word	0x080068d9
 80067bc:	200015e4 	.word	0x200015e4

080067c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08a      	sub	sp, #40	; 0x28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
 80067cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80067ce:	2300      	movs	r3, #0
 80067d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d109      	bne.n	80067ec <xTimerGenericCommand+0x2c>
 80067d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	623b      	str	r3, [r7, #32]
 80067ea:	e7fe      	b.n	80067ea <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80067ec:	4b19      	ldr	r3, [pc, #100]	; (8006854 <xTimerGenericCommand+0x94>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d02a      	beq.n	800684a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b05      	cmp	r3, #5
 8006804:	dc18      	bgt.n	8006838 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006806:	f7ff feb5 	bl	8006574 <xTaskGetSchedulerState>
 800680a:	4603      	mov	r3, r0
 800680c:	2b02      	cmp	r3, #2
 800680e:	d109      	bne.n	8006824 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006810:	4b10      	ldr	r3, [pc, #64]	; (8006854 <xTimerGenericCommand+0x94>)
 8006812:	6818      	ldr	r0, [r3, #0]
 8006814:	f107 0110 	add.w	r1, r7, #16
 8006818:	2300      	movs	r3, #0
 800681a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800681c:	f7fe fcce 	bl	80051bc <xQueueGenericSend>
 8006820:	6278      	str	r0, [r7, #36]	; 0x24
 8006822:	e012      	b.n	800684a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006824:	4b0b      	ldr	r3, [pc, #44]	; (8006854 <xTimerGenericCommand+0x94>)
 8006826:	6818      	ldr	r0, [r3, #0]
 8006828:	f107 0110 	add.w	r1, r7, #16
 800682c:	2300      	movs	r3, #0
 800682e:	2200      	movs	r2, #0
 8006830:	f7fe fcc4 	bl	80051bc <xQueueGenericSend>
 8006834:	6278      	str	r0, [r7, #36]	; 0x24
 8006836:	e008      	b.n	800684a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006838:	4b06      	ldr	r3, [pc, #24]	; (8006854 <xTimerGenericCommand+0x94>)
 800683a:	6818      	ldr	r0, [r3, #0]
 800683c:	f107 0110 	add.w	r1, r7, #16
 8006840:	2300      	movs	r3, #0
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	f7fe fdb4 	bl	80053b0 <xQueueGenericSendFromISR>
 8006848:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800684a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800684c:	4618      	mov	r0, r3
 800684e:	3728      	adds	r7, #40	; 0x28
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	200015e0 	.word	0x200015e0

08006858 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af02      	add	r7, sp, #8
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006862:	4b1c      	ldr	r3, [pc, #112]	; (80068d4 <prvProcessExpiredTimer+0x7c>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	3304      	adds	r3, #4
 8006870:	4618      	mov	r0, r3
 8006872:	f7fe fb7b 	bl	8004f6c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	69db      	ldr	r3, [r3, #28]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d121      	bne.n	80068c2 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	699a      	ldr	r2, [r3, #24]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	18d1      	adds	r1, r2, r3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	6978      	ldr	r0, [r7, #20]
 800688c:	f000 f8c8 	bl	8006a20 <prvInsertTimerInActiveList>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d015      	beq.n	80068c2 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006896:	2300      	movs	r3, #0
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	2300      	movs	r3, #0
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	2100      	movs	r1, #0
 80068a0:	6978      	ldr	r0, [r7, #20]
 80068a2:	f7ff ff8d 	bl	80067c0 <xTimerGenericCommand>
 80068a6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d109      	bne.n	80068c2 <prvProcessExpiredTimer+0x6a>
 80068ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b2:	f383 8811 	msr	BASEPRI, r3
 80068b6:	f3bf 8f6f 	isb	sy
 80068ba:	f3bf 8f4f 	dsb	sy
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	e7fe      	b.n	80068c0 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	6978      	ldr	r0, [r7, #20]
 80068c8:	4798      	blx	r3
}
 80068ca:	bf00      	nop
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	200015d8 	.word	0x200015d8

080068d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068e0:	f107 0308 	add.w	r3, r7, #8
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 f857 	bl	8006998 <prvGetNextExpireTime>
 80068ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	4619      	mov	r1, r3
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 f803 	bl	80068fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80068f6:	f000 f8d5 	bl	8006aa4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068fa:	e7f1      	b.n	80068e0 <prvTimerTask+0x8>

080068fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006906:	f7ff fa5b 	bl	8005dc0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800690a:	f107 0308 	add.w	r3, r7, #8
 800690e:	4618      	mov	r0, r3
 8006910:	f000 f866 	bl	80069e0 <prvSampleTimeNow>
 8006914:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d130      	bne.n	800697e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d10a      	bne.n	8006938 <prvProcessTimerOrBlockTask+0x3c>
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	429a      	cmp	r2, r3
 8006928:	d806      	bhi.n	8006938 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800692a:	f7ff fa57 	bl	8005ddc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800692e:	68f9      	ldr	r1, [r7, #12]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff ff91 	bl	8006858 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006936:	e024      	b.n	8006982 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800693e:	4b13      	ldr	r3, [pc, #76]	; (800698c <prvProcessTimerOrBlockTask+0x90>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	bf0c      	ite	eq
 8006948:	2301      	moveq	r3, #1
 800694a:	2300      	movne	r3, #0
 800694c:	b2db      	uxtb	r3, r3
 800694e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006950:	4b0f      	ldr	r3, [pc, #60]	; (8006990 <prvProcessTimerOrBlockTask+0x94>)
 8006952:	6818      	ldr	r0, [r3, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	4619      	mov	r1, r3
 800695e:	f7fe ffcf 	bl	8005900 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006962:	f7ff fa3b 	bl	8005ddc <xTaskResumeAll>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d10a      	bne.n	8006982 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800696c:	4b09      	ldr	r3, [pc, #36]	; (8006994 <prvProcessTimerOrBlockTask+0x98>)
 800696e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	f3bf 8f6f 	isb	sy
}
 800697c:	e001      	b.n	8006982 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800697e:	f7ff fa2d 	bl	8005ddc <xTaskResumeAll>
}
 8006982:	bf00      	nop
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	200015dc 	.word	0x200015dc
 8006990:	200015e0 	.word	0x200015e0
 8006994:	e000ed04 	.word	0xe000ed04

08006998 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069a0:	4b0e      	ldr	r3, [pc, #56]	; (80069dc <prvGetNextExpireTime+0x44>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	bf0c      	ite	eq
 80069aa:	2301      	moveq	r3, #1
 80069ac:	2300      	movne	r3, #0
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	461a      	mov	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d105      	bne.n	80069ca <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069be:	4b07      	ldr	r3, [pc, #28]	; (80069dc <prvGetNextExpireTime+0x44>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e001      	b.n	80069ce <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80069ca:	2300      	movs	r3, #0
 80069cc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80069ce:	68fb      	ldr	r3, [r7, #12]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3714      	adds	r7, #20
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bc80      	pop	{r7}
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	200015d8 	.word	0x200015d8

080069e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80069e8:	f7ff fa94 	bl	8005f14 <xTaskGetTickCount>
 80069ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80069ee:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <prvSampleTimeNow+0x3c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d205      	bcs.n	8006a04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80069f8:	f000 f904 	bl	8006c04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	e002      	b.n	8006a0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a0a:	4a04      	ldr	r2, [pc, #16]	; (8006a1c <prvSampleTimeNow+0x3c>)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a10:	68fb      	ldr	r3, [r7, #12]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	200015e8 	.word	0x200015e8

08006a20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d812      	bhi.n	8006a6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	1ad2      	subs	r2, r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d302      	bcc.n	8006a5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a54:	2301      	movs	r3, #1
 8006a56:	617b      	str	r3, [r7, #20]
 8006a58:	e01b      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a5a:	4b10      	ldr	r3, [pc, #64]	; (8006a9c <prvInsertTimerInActiveList+0x7c>)
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	3304      	adds	r3, #4
 8006a62:	4619      	mov	r1, r3
 8006a64:	4610      	mov	r0, r2
 8006a66:	f7fe fa49 	bl	8004efc <vListInsert>
 8006a6a:	e012      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d206      	bcs.n	8006a82 <prvInsertTimerInActiveList+0x62>
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d302      	bcc.n	8006a82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	e007      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a82:	4b07      	ldr	r3, [pc, #28]	; (8006aa0 <prvInsertTimerInActiveList+0x80>)
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	f7fe fa35 	bl	8004efc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a92:	697b      	ldr	r3, [r7, #20]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3718      	adds	r7, #24
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	200015dc 	.word	0x200015dc
 8006aa0:	200015d8 	.word	0x200015d8

08006aa4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08e      	sub	sp, #56	; 0x38
 8006aa8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aaa:	e099      	b.n	8006be0 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	da17      	bge.n	8006ae2 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ab2:	1d3b      	adds	r3, r7, #4
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d109      	bne.n	8006ad2 <prvProcessReceivedCommands+0x2e>
 8006abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	e7fe      	b.n	8006ad0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ad8:	6850      	ldr	r0, [r2, #4]
 8006ada:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006adc:	6892      	ldr	r2, [r2, #8]
 8006ade:	4611      	mov	r1, r2
 8006ae0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	db7a      	blt.n	8006bde <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d004      	beq.n	8006afe <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af6:	3304      	adds	r3, #4
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7fe fa37 	bl	8004f6c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006afe:	463b      	mov	r3, r7
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7ff ff6d 	bl	80069e0 <prvSampleTimeNow>
 8006b06:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b09      	cmp	r3, #9
 8006b0c:	d868      	bhi.n	8006be0 <prvProcessReceivedCommands+0x13c>
 8006b0e:	a201      	add	r2, pc, #4	; (adr r2, 8006b14 <prvProcessReceivedCommands+0x70>)
 8006b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b14:	08006b3d 	.word	0x08006b3d
 8006b18:	08006b3d 	.word	0x08006b3d
 8006b1c:	08006b3d 	.word	0x08006b3d
 8006b20:	08006be1 	.word	0x08006be1
 8006b24:	08006b97 	.word	0x08006b97
 8006b28:	08006bcd 	.word	0x08006bcd
 8006b2c:	08006b3d 	.word	0x08006b3d
 8006b30:	08006b3d 	.word	0x08006b3d
 8006b34:	08006be1 	.word	0x08006be1
 8006b38:	08006b97 	.word	0x08006b97
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b40:	699b      	ldr	r3, [r3, #24]
 8006b42:	18d1      	adds	r1, r2, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b4a:	f7ff ff69 	bl	8006a20 <prvInsertTimerInActiveList>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d045      	beq.n	8006be0 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b5a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	69db      	ldr	r3, [r3, #28]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d13d      	bne.n	8006be0 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	441a      	add	r2, r3
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	2300      	movs	r3, #0
 8006b72:	2100      	movs	r1, #0
 8006b74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b76:	f7ff fe23 	bl	80067c0 <xTimerGenericCommand>
 8006b7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d12e      	bne.n	8006be0 <prvProcessReceivedCommands+0x13c>
 8006b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	61bb      	str	r3, [r7, #24]
 8006b94:	e7fe      	b.n	8006b94 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d109      	bne.n	8006bb8 <prvProcessReceivedCommands+0x114>
 8006ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	617b      	str	r3, [r7, #20]
 8006bb6:	e7fe      	b.n	8006bb6 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bba:	699a      	ldr	r2, [r3, #24]
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbe:	18d1      	adds	r1, r2, r3
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bc6:	f7ff ff2b 	bl	8006a20 <prvInsertTimerInActiveList>
					break;
 8006bca:	e009      	b.n	8006be0 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d104      	bne.n	8006be0 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006bd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bd8:	f000 fb56 	bl	8007288 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006bdc:	e000      	b.n	8006be0 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006bde:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006be0:	4b07      	ldr	r3, [pc, #28]	; (8006c00 <prvProcessReceivedCommands+0x15c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	1d39      	adds	r1, r7, #4
 8006be6:	2200      	movs	r2, #0
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fe fc75 	bl	80054d8 <xQueueReceive>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f47f af5b 	bne.w	8006aac <prvProcessReceivedCommands+0x8>
	}
}
 8006bf6:	bf00      	nop
 8006bf8:	3730      	adds	r7, #48	; 0x30
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	200015e0 	.word	0x200015e0

08006c04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b088      	sub	sp, #32
 8006c08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c0a:	e044      	b.n	8006c96 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c0c:	4b2b      	ldr	r3, [pc, #172]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c16:	4b29      	ldr	r3, [pc, #164]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7fe f9a1 	bl	8004f6c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d12d      	bne.n	8006c96 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	4413      	add	r3, r2
 8006c42:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c44:	68ba      	ldr	r2, [r7, #8]
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d90e      	bls.n	8006c6a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c58:	4b18      	ldr	r3, [pc, #96]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	3304      	adds	r3, #4
 8006c60:	4619      	mov	r1, r3
 8006c62:	4610      	mov	r0, r2
 8006c64:	f7fe f94a 	bl	8004efc <vListInsert>
 8006c68:	e015      	b.n	8006c96 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	2300      	movs	r3, #0
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	2100      	movs	r1, #0
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f7ff fda3 	bl	80067c0 <xTimerGenericCommand>
 8006c7a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d109      	bne.n	8006c96 <prvSwitchTimerLists+0x92>
 8006c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	e7fe      	b.n	8006c94 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c96:	4b09      	ldr	r3, [pc, #36]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1b5      	bne.n	8006c0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ca0:	4b06      	ldr	r3, [pc, #24]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006ca6:	4b06      	ldr	r3, [pc, #24]	; (8006cc0 <prvSwitchTimerLists+0xbc>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a04      	ldr	r2, [pc, #16]	; (8006cbc <prvSwitchTimerLists+0xb8>)
 8006cac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cae:	4a04      	ldr	r2, [pc, #16]	; (8006cc0 <prvSwitchTimerLists+0xbc>)
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	6013      	str	r3, [r2, #0]
}
 8006cb4:	bf00      	nop
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	200015d8 	.word	0x200015d8
 8006cc0:	200015dc 	.word	0x200015dc

08006cc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cca:	f000 f925 	bl	8006f18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cce:	4b15      	ldr	r3, [pc, #84]	; (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d120      	bne.n	8006d18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006cd6:	4814      	ldr	r0, [pc, #80]	; (8006d28 <prvCheckForValidListAndQueue+0x64>)
 8006cd8:	f7fe f8c2 	bl	8004e60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006cdc:	4813      	ldr	r0, [pc, #76]	; (8006d2c <prvCheckForValidListAndQueue+0x68>)
 8006cde:	f7fe f8bf 	bl	8004e60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ce2:	4b13      	ldr	r3, [pc, #76]	; (8006d30 <prvCheckForValidListAndQueue+0x6c>)
 8006ce4:	4a10      	ldr	r2, [pc, #64]	; (8006d28 <prvCheckForValidListAndQueue+0x64>)
 8006ce6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006ce8:	4b12      	ldr	r3, [pc, #72]	; (8006d34 <prvCheckForValidListAndQueue+0x70>)
 8006cea:	4a10      	ldr	r2, [pc, #64]	; (8006d2c <prvCheckForValidListAndQueue+0x68>)
 8006cec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	4b11      	ldr	r3, [pc, #68]	; (8006d38 <prvCheckForValidListAndQueue+0x74>)
 8006cf4:	4a11      	ldr	r2, [pc, #68]	; (8006d3c <prvCheckForValidListAndQueue+0x78>)
 8006cf6:	2110      	movs	r1, #16
 8006cf8:	200a      	movs	r0, #10
 8006cfa:	f7fe f9c9 	bl	8005090 <xQueueGenericCreateStatic>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	4b08      	ldr	r3, [pc, #32]	; (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d02:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d04:	4b07      	ldr	r3, [pc, #28]	; (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d0c:	4b05      	ldr	r3, [pc, #20]	; (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	490b      	ldr	r1, [pc, #44]	; (8006d40 <prvCheckForValidListAndQueue+0x7c>)
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fe fdcc 	bl	80058b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d18:	f000 f92c 	bl	8006f74 <vPortExitCritical>
}
 8006d1c:	bf00      	nop
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	200015e0 	.word	0x200015e0
 8006d28:	200015b0 	.word	0x200015b0
 8006d2c:	200015c4 	.word	0x200015c4
 8006d30:	200015d8 	.word	0x200015d8
 8006d34:	200015dc 	.word	0x200015dc
 8006d38:	2000168c 	.word	0x2000168c
 8006d3c:	200015ec 	.word	0x200015ec
 8006d40:	08007b84 	.word	0x08007b84

08006d44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3b04      	subs	r3, #4
 8006d54:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3b04      	subs	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	f023 0201 	bic.w	r2, r3, #1
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	3b04      	subs	r3, #4
 8006d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d74:	4a08      	ldr	r2, [pc, #32]	; (8006d98 <pxPortInitialiseStack+0x54>)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3b14      	subs	r3, #20
 8006d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	3b20      	subs	r3, #32
 8006d8a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bc80      	pop	{r7}
 8006d96:	4770      	bx	lr
 8006d98:	08006d9d 	.word	0x08006d9d

08006d9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006da2:	2300      	movs	r3, #0
 8006da4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006da6:	4b10      	ldr	r3, [pc, #64]	; (8006de8 <prvTaskExitError+0x4c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dae:	d009      	beq.n	8006dc4 <prvTaskExitError+0x28>
 8006db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db4:	f383 8811 	msr	BASEPRI, r3
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	f3bf 8f4f 	dsb	sy
 8006dc0:	60fb      	str	r3, [r7, #12]
 8006dc2:	e7fe      	b.n	8006dc2 <prvTaskExitError+0x26>
 8006dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006dd6:	bf00      	nop
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d0fc      	beq.n	8006dd8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006dde:	bf00      	nop
 8006de0:	3714      	adds	r7, #20
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bc80      	pop	{r7}
 8006de6:	4770      	bx	lr
 8006de8:	2000000c 	.word	0x2000000c
 8006dec:	00000000 	.word	0x00000000

08006df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <pxCurrentTCBConst2>)
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	6808      	ldr	r0, [r1, #0]
 8006df6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006dfa:	f380 8809 	msr	PSP, r0
 8006dfe:	f3bf 8f6f 	isb	sy
 8006e02:	f04f 0000 	mov.w	r0, #0
 8006e06:	f380 8811 	msr	BASEPRI, r0
 8006e0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006e0e:	4770      	bx	lr

08006e10 <pxCurrentTCBConst2>:
 8006e10:	200010b0 	.word	0x200010b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop

08006e18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006e18:	4806      	ldr	r0, [pc, #24]	; (8006e34 <prvPortStartFirstTask+0x1c>)
 8006e1a:	6800      	ldr	r0, [r0, #0]
 8006e1c:	6800      	ldr	r0, [r0, #0]
 8006e1e:	f380 8808 	msr	MSP, r0
 8006e22:	b662      	cpsie	i
 8006e24:	b661      	cpsie	f
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	df00      	svc	0
 8006e30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e32:	bf00      	nop
 8006e34:	e000ed08 	.word	0xe000ed08

08006e38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e3e:	4b31      	ldr	r3, [pc, #196]	; (8006f04 <xPortStartScheduler+0xcc>)
 8006e40:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	22ff      	movs	r2, #255	; 0xff
 8006e4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e58:	78fb      	ldrb	r3, [r7, #3]
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	4b29      	ldr	r3, [pc, #164]	; (8006f08 <xPortStartScheduler+0xd0>)
 8006e64:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e66:	4b29      	ldr	r3, [pc, #164]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006e68:	2207      	movs	r2, #7
 8006e6a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e6c:	e009      	b.n	8006e82 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006e6e:	4b27      	ldr	r3, [pc, #156]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	4a25      	ldr	r2, [pc, #148]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006e76:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e78:	78fb      	ldrb	r3, [r7, #3]
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e82:	78fb      	ldrb	r3, [r7, #3]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e8a:	2b80      	cmp	r3, #128	; 0x80
 8006e8c:	d0ef      	beq.n	8006e6e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e8e:	4b1f      	ldr	r3, [pc, #124]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f1c3 0307 	rsb	r3, r3, #7
 8006e96:	2b04      	cmp	r3, #4
 8006e98:	d009      	beq.n	8006eae <xPortStartScheduler+0x76>
 8006e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9e:	f383 8811 	msr	BASEPRI, r3
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	f3bf 8f4f 	dsb	sy
 8006eaa:	60bb      	str	r3, [r7, #8]
 8006eac:	e7fe      	b.n	8006eac <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006eae:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	021b      	lsls	r3, r3, #8
 8006eb4:	4a15      	ldr	r2, [pc, #84]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006eb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006eb8:	4b14      	ldr	r3, [pc, #80]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006ec0:	4a12      	ldr	r2, [pc, #72]	; (8006f0c <xPortStartScheduler+0xd4>)
 8006ec2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ecc:	4b10      	ldr	r3, [pc, #64]	; (8006f10 <xPortStartScheduler+0xd8>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a0f      	ldr	r2, [pc, #60]	; (8006f10 <xPortStartScheduler+0xd8>)
 8006ed2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ed6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ed8:	4b0d      	ldr	r3, [pc, #52]	; (8006f10 <xPortStartScheduler+0xd8>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a0c      	ldr	r2, [pc, #48]	; (8006f10 <xPortStartScheduler+0xd8>)
 8006ede:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006ee2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ee4:	f000 f8b0 	bl	8007048 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <xPortStartScheduler+0xdc>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006eee:	f7ff ff93 	bl	8006e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ef2:	f7ff f8db 	bl	80060ac <vTaskSwitchContext>
	prvTaskExitError();
 8006ef6:	f7ff ff51 	bl	8006d9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	e000e400 	.word	0xe000e400
 8006f08:	200016dc 	.word	0x200016dc
 8006f0c:	200016e0 	.word	0x200016e0
 8006f10:	e000ed20 	.word	0xe000ed20
 8006f14:	2000000c 	.word	0x2000000c

08006f18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f22:	f383 8811 	msr	BASEPRI, r3
 8006f26:	f3bf 8f6f 	isb	sy
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f30:	4b0e      	ldr	r3, [pc, #56]	; (8006f6c <vPortEnterCritical+0x54>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3301      	adds	r3, #1
 8006f36:	4a0d      	ldr	r2, [pc, #52]	; (8006f6c <vPortEnterCritical+0x54>)
 8006f38:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f3a:	4b0c      	ldr	r3, [pc, #48]	; (8006f6c <vPortEnterCritical+0x54>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d10e      	bne.n	8006f60 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f42:	4b0b      	ldr	r3, [pc, #44]	; (8006f70 <vPortEnterCritical+0x58>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d009      	beq.n	8006f60 <vPortEnterCritical+0x48>
 8006f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f50:	f383 8811 	msr	BASEPRI, r3
 8006f54:	f3bf 8f6f 	isb	sy
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	603b      	str	r3, [r7, #0]
 8006f5e:	e7fe      	b.n	8006f5e <vPortEnterCritical+0x46>
	}
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	2000000c 	.word	0x2000000c
 8006f70:	e000ed04 	.word	0xe000ed04

08006f74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f7a:	4b10      	ldr	r3, [pc, #64]	; (8006fbc <vPortExitCritical+0x48>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d109      	bne.n	8006f96 <vPortExitCritical+0x22>
 8006f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	607b      	str	r3, [r7, #4]
 8006f94:	e7fe      	b.n	8006f94 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006f96:	4b09      	ldr	r3, [pc, #36]	; (8006fbc <vPortExitCritical+0x48>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	4a07      	ldr	r2, [pc, #28]	; (8006fbc <vPortExitCritical+0x48>)
 8006f9e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006fa0:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <vPortExitCritical+0x48>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d104      	bne.n	8006fb2 <vPortExitCritical+0x3e>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr
 8006fbc:	2000000c 	.word	0x2000000c

08006fc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006fc0:	f3ef 8009 	mrs	r0, PSP
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	4b0d      	ldr	r3, [pc, #52]	; (8007000 <pxCurrentTCBConst>)
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006fd0:	6010      	str	r0, [r2, #0]
 8006fd2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006fd6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006fda:	f380 8811 	msr	BASEPRI, r0
 8006fde:	f7ff f865 	bl	80060ac <vTaskSwitchContext>
 8006fe2:	f04f 0000 	mov.w	r0, #0
 8006fe6:	f380 8811 	msr	BASEPRI, r0
 8006fea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006fee:	6819      	ldr	r1, [r3, #0]
 8006ff0:	6808      	ldr	r0, [r1, #0]
 8006ff2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ff6:	f380 8809 	msr	PSP, r0
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	4770      	bx	lr

08007000 <pxCurrentTCBConst>:
 8007000:	200010b0 	.word	0x200010b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop

08007008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007020:	f7fe ff86 	bl	8005f30 <xTaskIncrementTick>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800702a:	4b06      	ldr	r3, [pc, #24]	; (8007044 <SysTick_Handler+0x3c>)
 800702c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007030:	601a      	str	r2, [r3, #0]
 8007032:	2300      	movs	r3, #0
 8007034:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800703c:	bf00      	nop
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	e000ed04 	.word	0xe000ed04

08007048 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007048:	b480      	push	{r7}
 800704a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800704c:	4b0a      	ldr	r3, [pc, #40]	; (8007078 <vPortSetupTimerInterrupt+0x30>)
 800704e:	2200      	movs	r2, #0
 8007050:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007052:	4b0a      	ldr	r3, [pc, #40]	; (800707c <vPortSetupTimerInterrupt+0x34>)
 8007054:	2200      	movs	r2, #0
 8007056:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007058:	4b09      	ldr	r3, [pc, #36]	; (8007080 <vPortSetupTimerInterrupt+0x38>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a09      	ldr	r2, [pc, #36]	; (8007084 <vPortSetupTimerInterrupt+0x3c>)
 800705e:	fba2 2303 	umull	r2, r3, r2, r3
 8007062:	099b      	lsrs	r3, r3, #6
 8007064:	4a08      	ldr	r2, [pc, #32]	; (8007088 <vPortSetupTimerInterrupt+0x40>)
 8007066:	3b01      	subs	r3, #1
 8007068:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800706a:	4b03      	ldr	r3, [pc, #12]	; (8007078 <vPortSetupTimerInterrupt+0x30>)
 800706c:	2207      	movs	r2, #7
 800706e:	601a      	str	r2, [r3, #0]
}
 8007070:	bf00      	nop
 8007072:	46bd      	mov	sp, r7
 8007074:	bc80      	pop	{r7}
 8007076:	4770      	bx	lr
 8007078:	e000e010 	.word	0xe000e010
 800707c:	e000e018 	.word	0xe000e018
 8007080:	20000000 	.word	0x20000000
 8007084:	10624dd3 	.word	0x10624dd3
 8007088:	e000e014 	.word	0xe000e014

0800708c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007092:	f3ef 8305 	mrs	r3, IPSR
 8007096:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b0f      	cmp	r3, #15
 800709c:	d913      	bls.n	80070c6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800709e:	4a15      	ldr	r2, [pc, #84]	; (80070f4 <vPortValidateInterruptPriority+0x68>)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	4413      	add	r3, r2
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80070a8:	4b13      	ldr	r3, [pc, #76]	; (80070f8 <vPortValidateInterruptPriority+0x6c>)
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	7afa      	ldrb	r2, [r7, #11]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d209      	bcs.n	80070c6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	607b      	str	r3, [r7, #4]
 80070c4:	e7fe      	b.n	80070c4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80070c6:	4b0d      	ldr	r3, [pc, #52]	; (80070fc <vPortValidateInterruptPriority+0x70>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80070ce:	4b0c      	ldr	r3, [pc, #48]	; (8007100 <vPortValidateInterruptPriority+0x74>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d909      	bls.n	80070ea <vPortValidateInterruptPriority+0x5e>
 80070d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070da:	f383 8811 	msr	BASEPRI, r3
 80070de:	f3bf 8f6f 	isb	sy
 80070e2:	f3bf 8f4f 	dsb	sy
 80070e6:	603b      	str	r3, [r7, #0]
 80070e8:	e7fe      	b.n	80070e8 <vPortValidateInterruptPriority+0x5c>
	}
 80070ea:	bf00      	nop
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bc80      	pop	{r7}
 80070f2:	4770      	bx	lr
 80070f4:	e000e3f0 	.word	0xe000e3f0
 80070f8:	200016dc 	.word	0x200016dc
 80070fc:	e000ed0c 	.word	0xe000ed0c
 8007100:	200016e0 	.word	0x200016e0

08007104 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b08a      	sub	sp, #40	; 0x28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800710c:	2300      	movs	r3, #0
 800710e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007110:	f7fe fe56 	bl	8005dc0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007114:	4b57      	ldr	r3, [pc, #348]	; (8007274 <pvPortMalloc+0x170>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d101      	bne.n	8007120 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800711c:	f000 f90c 	bl	8007338 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007120:	4b55      	ldr	r3, [pc, #340]	; (8007278 <pvPortMalloc+0x174>)
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4013      	ands	r3, r2
 8007128:	2b00      	cmp	r3, #0
 800712a:	f040 808c 	bne.w	8007246 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d01c      	beq.n	800716e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007134:	2208      	movs	r2, #8
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4413      	add	r3, r2
 800713a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f003 0307 	and.w	r3, r3, #7
 8007142:	2b00      	cmp	r3, #0
 8007144:	d013      	beq.n	800716e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f023 0307 	bic.w	r3, r3, #7
 800714c:	3308      	adds	r3, #8
 800714e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	2b00      	cmp	r3, #0
 8007158:	d009      	beq.n	800716e <pvPortMalloc+0x6a>
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	e7fe      	b.n	800716c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d068      	beq.n	8007246 <pvPortMalloc+0x142>
 8007174:	4b41      	ldr	r3, [pc, #260]	; (800727c <pvPortMalloc+0x178>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	429a      	cmp	r2, r3
 800717c:	d863      	bhi.n	8007246 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800717e:	4b40      	ldr	r3, [pc, #256]	; (8007280 <pvPortMalloc+0x17c>)
 8007180:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007182:	4b3f      	ldr	r3, [pc, #252]	; (8007280 <pvPortMalloc+0x17c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007188:	e004      	b.n	8007194 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800718a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800718e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	429a      	cmp	r2, r3
 800719c:	d903      	bls.n	80071a6 <pvPortMalloc+0xa2>
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1f1      	bne.n	800718a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80071a6:	4b33      	ldr	r3, [pc, #204]	; (8007274 <pvPortMalloc+0x170>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d04a      	beq.n	8007246 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80071b0:	6a3b      	ldr	r3, [r7, #32]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2208      	movs	r2, #8
 80071b6:	4413      	add	r3, r2
 80071b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80071c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c4:	685a      	ldr	r2, [r3, #4]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	1ad2      	subs	r2, r2, r3
 80071ca:	2308      	movs	r3, #8
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d91e      	bls.n	8007210 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80071d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4413      	add	r3, r2
 80071d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d009      	beq.n	80071f8 <pvPortMalloc+0xf4>
 80071e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	613b      	str	r3, [r7, #16]
 80071f6:	e7fe      	b.n	80071f6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	1ad2      	subs	r2, r2, r3
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800720a:	69b8      	ldr	r0, [r7, #24]
 800720c:	f000 f8f6 	bl	80073fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007210:	4b1a      	ldr	r3, [pc, #104]	; (800727c <pvPortMalloc+0x178>)
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	4a18      	ldr	r2, [pc, #96]	; (800727c <pvPortMalloc+0x178>)
 800721c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800721e:	4b17      	ldr	r3, [pc, #92]	; (800727c <pvPortMalloc+0x178>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4b18      	ldr	r3, [pc, #96]	; (8007284 <pvPortMalloc+0x180>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	429a      	cmp	r2, r3
 8007228:	d203      	bcs.n	8007232 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800722a:	4b14      	ldr	r3, [pc, #80]	; (800727c <pvPortMalloc+0x178>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a15      	ldr	r2, [pc, #84]	; (8007284 <pvPortMalloc+0x180>)
 8007230:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	4b10      	ldr	r3, [pc, #64]	; (8007278 <pvPortMalloc+0x174>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	431a      	orrs	r2, r3
 800723c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007242:	2200      	movs	r2, #0
 8007244:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007246:	f7fe fdc9 	bl	8005ddc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	f003 0307 	and.w	r3, r3, #7
 8007250:	2b00      	cmp	r3, #0
 8007252:	d009      	beq.n	8007268 <pvPortMalloc+0x164>
 8007254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007258:	f383 8811 	msr	BASEPRI, r3
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f3bf 8f4f 	dsb	sy
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	e7fe      	b.n	8007266 <pvPortMalloc+0x162>
	return pvReturn;
 8007268:	69fb      	ldr	r3, [r7, #28]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3728      	adds	r7, #40	; 0x28
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	200022ec 	.word	0x200022ec
 8007278:	200022f8 	.word	0x200022f8
 800727c:	200022f0 	.word	0x200022f0
 8007280:	200022e4 	.word	0x200022e4
 8007284:	200022f4 	.word	0x200022f4

08007288 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d046      	beq.n	8007328 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800729a:	2308      	movs	r3, #8
 800729c:	425b      	negs	r3, r3
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4413      	add	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	4b20      	ldr	r3, [pc, #128]	; (8007330 <vPortFree+0xa8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4013      	ands	r3, r2
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d109      	bne.n	80072ca <vPortFree+0x42>
 80072b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	e7fe      	b.n	80072c8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d009      	beq.n	80072e6 <vPortFree+0x5e>
 80072d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d6:	f383 8811 	msr	BASEPRI, r3
 80072da:	f3bf 8f6f 	isb	sy
 80072de:	f3bf 8f4f 	dsb	sy
 80072e2:	60bb      	str	r3, [r7, #8]
 80072e4:	e7fe      	b.n	80072e4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	4b11      	ldr	r3, [pc, #68]	; (8007330 <vPortFree+0xa8>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4013      	ands	r3, r2
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d019      	beq.n	8007328 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d115      	bne.n	8007328 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	4b0b      	ldr	r3, [pc, #44]	; (8007330 <vPortFree+0xa8>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	43db      	mvns	r3, r3
 8007306:	401a      	ands	r2, r3
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800730c:	f7fe fd58 	bl	8005dc0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	4b07      	ldr	r3, [pc, #28]	; (8007334 <vPortFree+0xac>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4413      	add	r3, r2
 800731a:	4a06      	ldr	r2, [pc, #24]	; (8007334 <vPortFree+0xac>)
 800731c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800731e:	6938      	ldr	r0, [r7, #16]
 8007320:	f000 f86c 	bl	80073fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007324:	f7fe fd5a 	bl	8005ddc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007328:	bf00      	nop
 800732a:	3718      	adds	r7, #24
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}
 8007330:	200022f8 	.word	0x200022f8
 8007334:	200022f0 	.word	0x200022f0

08007338 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800733e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007342:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007344:	4b27      	ldr	r3, [pc, #156]	; (80073e4 <prvHeapInit+0xac>)
 8007346:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00c      	beq.n	800736c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	3307      	adds	r3, #7
 8007356:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f023 0307 	bic.w	r3, r3, #7
 800735e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	4a1f      	ldr	r2, [pc, #124]	; (80073e4 <prvHeapInit+0xac>)
 8007368:	4413      	add	r3, r2
 800736a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007370:	4a1d      	ldr	r2, [pc, #116]	; (80073e8 <prvHeapInit+0xb0>)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007376:	4b1c      	ldr	r3, [pc, #112]	; (80073e8 <prvHeapInit+0xb0>)
 8007378:	2200      	movs	r2, #0
 800737a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	4413      	add	r3, r2
 8007382:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007384:	2208      	movs	r2, #8
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	1a9b      	subs	r3, r3, r2
 800738a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f023 0307 	bic.w	r3, r3, #7
 8007392:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4a15      	ldr	r2, [pc, #84]	; (80073ec <prvHeapInit+0xb4>)
 8007398:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800739a:	4b14      	ldr	r3, [pc, #80]	; (80073ec <prvHeapInit+0xb4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2200      	movs	r2, #0
 80073a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80073a2:	4b12      	ldr	r3, [pc, #72]	; (80073ec <prvHeapInit+0xb4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2200      	movs	r2, #0
 80073a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	1ad2      	subs	r2, r2, r3
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80073b8:	4b0c      	ldr	r3, [pc, #48]	; (80073ec <prvHeapInit+0xb4>)
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	4a0a      	ldr	r2, [pc, #40]	; (80073f0 <prvHeapInit+0xb8>)
 80073c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	4a09      	ldr	r2, [pc, #36]	; (80073f4 <prvHeapInit+0xbc>)
 80073ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80073d0:	4b09      	ldr	r3, [pc, #36]	; (80073f8 <prvHeapInit+0xc0>)
 80073d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80073d6:	601a      	str	r2, [r3, #0]
}
 80073d8:	bf00      	nop
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	bc80      	pop	{r7}
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	200016e4 	.word	0x200016e4
 80073e8:	200022e4 	.word	0x200022e4
 80073ec:	200022ec 	.word	0x200022ec
 80073f0:	200022f4 	.word	0x200022f4
 80073f4:	200022f0 	.word	0x200022f0
 80073f8:	200022f8 	.word	0x200022f8

080073fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007404:	4b27      	ldr	r3, [pc, #156]	; (80074a4 <prvInsertBlockIntoFreeList+0xa8>)
 8007406:	60fb      	str	r3, [r7, #12]
 8007408:	e002      	b.n	8007410 <prvInsertBlockIntoFreeList+0x14>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	429a      	cmp	r2, r3
 8007418:	d8f7      	bhi.n	800740a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	68ba      	ldr	r2, [r7, #8]
 8007424:	4413      	add	r3, r2
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	429a      	cmp	r2, r3
 800742a:	d108      	bne.n	800743e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	441a      	add	r2, r3
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	68ba      	ldr	r2, [r7, #8]
 8007448:	441a      	add	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d118      	bne.n	8007484 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	4b14      	ldr	r3, [pc, #80]	; (80074a8 <prvInsertBlockIntoFreeList+0xac>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	429a      	cmp	r2, r3
 800745c:	d00d      	beq.n	800747a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	441a      	add	r2, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	e008      	b.n	800748c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800747a:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <prvInsertBlockIntoFreeList+0xac>)
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	601a      	str	r2, [r3, #0]
 8007482:	e003      	b.n	800748c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800748c:	68fa      	ldr	r2, [r7, #12]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	429a      	cmp	r2, r3
 8007492:	d002      	beq.n	800749a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800749a:	bf00      	nop
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	bc80      	pop	{r7}
 80074a2:	4770      	bx	lr
 80074a4:	200022e4 	.word	0x200022e4
 80074a8:	200022ec 	.word	0x200022ec

080074ac <__cxa_pure_virtual>:
 80074ac:	b508      	push	{r3, lr}
 80074ae:	f000 f80d 	bl	80074cc <_ZSt9terminatev>

080074b2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80074b2:	b508      	push	{r3, lr}
 80074b4:	4780      	blx	r0
 80074b6:	f000 f80e 	bl	80074d6 <abort>
	...

080074bc <_ZSt13get_terminatev>:
 80074bc:	4b02      	ldr	r3, [pc, #8]	; (80074c8 <_ZSt13get_terminatev+0xc>)
 80074be:	6818      	ldr	r0, [r3, #0]
 80074c0:	f3bf 8f5b 	dmb	ish
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	20000010 	.word	0x20000010

080074cc <_ZSt9terminatev>:
 80074cc:	b508      	push	{r3, lr}
 80074ce:	f7ff fff5 	bl	80074bc <_ZSt13get_terminatev>
 80074d2:	f7ff ffee 	bl	80074b2 <_ZN10__cxxabiv111__terminateEPFvvE>

080074d6 <abort>:
 80074d6:	b508      	push	{r3, lr}
 80074d8:	2006      	movs	r0, #6
 80074da:	f000 f871 	bl	80075c0 <raise>
 80074de:	2001      	movs	r0, #1
 80074e0:	f7fa ff4f 	bl	8002382 <_exit>

080074e4 <__errno>:
 80074e4:	4b01      	ldr	r3, [pc, #4]	; (80074ec <__errno+0x8>)
 80074e6:	6818      	ldr	r0, [r3, #0]
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	20000014 	.word	0x20000014

080074f0 <__libc_init_array>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	2500      	movs	r5, #0
 80074f4:	4e0c      	ldr	r6, [pc, #48]	; (8007528 <__libc_init_array+0x38>)
 80074f6:	4c0d      	ldr	r4, [pc, #52]	; (800752c <__libc_init_array+0x3c>)
 80074f8:	1ba4      	subs	r4, r4, r6
 80074fa:	10a4      	asrs	r4, r4, #2
 80074fc:	42a5      	cmp	r5, r4
 80074fe:	d109      	bne.n	8007514 <__libc_init_array+0x24>
 8007500:	f000 f960 	bl	80077c4 <_init>
 8007504:	2500      	movs	r5, #0
 8007506:	4e0a      	ldr	r6, [pc, #40]	; (8007530 <__libc_init_array+0x40>)
 8007508:	4c0a      	ldr	r4, [pc, #40]	; (8007534 <__libc_init_array+0x44>)
 800750a:	1ba4      	subs	r4, r4, r6
 800750c:	10a4      	asrs	r4, r4, #2
 800750e:	42a5      	cmp	r5, r4
 8007510:	d105      	bne.n	800751e <__libc_init_array+0x2e>
 8007512:	bd70      	pop	{r4, r5, r6, pc}
 8007514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007518:	4798      	blx	r3
 800751a:	3501      	adds	r5, #1
 800751c:	e7ee      	b.n	80074fc <__libc_init_array+0xc>
 800751e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007522:	4798      	blx	r3
 8007524:	3501      	adds	r5, #1
 8007526:	e7f2      	b.n	800750e <__libc_init_array+0x1e>
 8007528:	08007c9c 	.word	0x08007c9c
 800752c:	08007c9c 	.word	0x08007c9c
 8007530:	08007c9c 	.word	0x08007c9c
 8007534:	08007ca4 	.word	0x08007ca4

08007538 <memcpy>:
 8007538:	b510      	push	{r4, lr}
 800753a:	1e43      	subs	r3, r0, #1
 800753c:	440a      	add	r2, r1
 800753e:	4291      	cmp	r1, r2
 8007540:	d100      	bne.n	8007544 <memcpy+0xc>
 8007542:	bd10      	pop	{r4, pc}
 8007544:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007548:	f803 4f01 	strb.w	r4, [r3, #1]!
 800754c:	e7f7      	b.n	800753e <memcpy+0x6>

0800754e <memset>:
 800754e:	4603      	mov	r3, r0
 8007550:	4402      	add	r2, r0
 8007552:	4293      	cmp	r3, r2
 8007554:	d100      	bne.n	8007558 <memset+0xa>
 8007556:	4770      	bx	lr
 8007558:	f803 1b01 	strb.w	r1, [r3], #1
 800755c:	e7f9      	b.n	8007552 <memset+0x4>
	...

08007560 <realloc>:
 8007560:	4b02      	ldr	r3, [pc, #8]	; (800756c <realloc+0xc>)
 8007562:	460a      	mov	r2, r1
 8007564:	4601      	mov	r1, r0
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	f000 b8a0 	b.w	80076ac <_realloc_r>
 800756c:	20000014 	.word	0x20000014

08007570 <_raise_r>:
 8007570:	291f      	cmp	r1, #31
 8007572:	b538      	push	{r3, r4, r5, lr}
 8007574:	4604      	mov	r4, r0
 8007576:	460d      	mov	r5, r1
 8007578:	d904      	bls.n	8007584 <_raise_r+0x14>
 800757a:	2316      	movs	r3, #22
 800757c:	6003      	str	r3, [r0, #0]
 800757e:	f04f 30ff 	mov.w	r0, #4294967295
 8007582:	bd38      	pop	{r3, r4, r5, pc}
 8007584:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007586:	b112      	cbz	r2, 800758e <_raise_r+0x1e>
 8007588:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800758c:	b94b      	cbnz	r3, 80075a2 <_raise_r+0x32>
 800758e:	4620      	mov	r0, r4
 8007590:	f000 f830 	bl	80075f4 <_getpid_r>
 8007594:	462a      	mov	r2, r5
 8007596:	4601      	mov	r1, r0
 8007598:	4620      	mov	r0, r4
 800759a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800759e:	f000 b817 	b.w	80075d0 <_kill_r>
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d00a      	beq.n	80075bc <_raise_r+0x4c>
 80075a6:	1c59      	adds	r1, r3, #1
 80075a8:	d103      	bne.n	80075b2 <_raise_r+0x42>
 80075aa:	2316      	movs	r3, #22
 80075ac:	6003      	str	r3, [r0, #0]
 80075ae:	2001      	movs	r0, #1
 80075b0:	e7e7      	b.n	8007582 <_raise_r+0x12>
 80075b2:	2400      	movs	r4, #0
 80075b4:	4628      	mov	r0, r5
 80075b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80075ba:	4798      	blx	r3
 80075bc:	2000      	movs	r0, #0
 80075be:	e7e0      	b.n	8007582 <_raise_r+0x12>

080075c0 <raise>:
 80075c0:	4b02      	ldr	r3, [pc, #8]	; (80075cc <raise+0xc>)
 80075c2:	4601      	mov	r1, r0
 80075c4:	6818      	ldr	r0, [r3, #0]
 80075c6:	f7ff bfd3 	b.w	8007570 <_raise_r>
 80075ca:	bf00      	nop
 80075cc:	20000014 	.word	0x20000014

080075d0 <_kill_r>:
 80075d0:	b538      	push	{r3, r4, r5, lr}
 80075d2:	2300      	movs	r3, #0
 80075d4:	4c06      	ldr	r4, [pc, #24]	; (80075f0 <_kill_r+0x20>)
 80075d6:	4605      	mov	r5, r0
 80075d8:	4608      	mov	r0, r1
 80075da:	4611      	mov	r1, r2
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	f7fa fec0 	bl	8002362 <_kill>
 80075e2:	1c43      	adds	r3, r0, #1
 80075e4:	d102      	bne.n	80075ec <_kill_r+0x1c>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	b103      	cbz	r3, 80075ec <_kill_r+0x1c>
 80075ea:	602b      	str	r3, [r5, #0]
 80075ec:	bd38      	pop	{r3, r4, r5, pc}
 80075ee:	bf00      	nop
 80075f0:	20002608 	.word	0x20002608

080075f4 <_getpid_r>:
 80075f4:	f7fa beae 	b.w	8002354 <_getpid>

080075f8 <_malloc_r>:
 80075f8:	b570      	push	{r4, r5, r6, lr}
 80075fa:	1ccd      	adds	r5, r1, #3
 80075fc:	f025 0503 	bic.w	r5, r5, #3
 8007600:	3508      	adds	r5, #8
 8007602:	2d0c      	cmp	r5, #12
 8007604:	bf38      	it	cc
 8007606:	250c      	movcc	r5, #12
 8007608:	2d00      	cmp	r5, #0
 800760a:	4606      	mov	r6, r0
 800760c:	db01      	blt.n	8007612 <_malloc_r+0x1a>
 800760e:	42a9      	cmp	r1, r5
 8007610:	d903      	bls.n	800761a <_malloc_r+0x22>
 8007612:	230c      	movs	r3, #12
 8007614:	6033      	str	r3, [r6, #0]
 8007616:	2000      	movs	r0, #0
 8007618:	bd70      	pop	{r4, r5, r6, pc}
 800761a:	f000 f87d 	bl	8007718 <__malloc_lock>
 800761e:	4a21      	ldr	r2, [pc, #132]	; (80076a4 <_malloc_r+0xac>)
 8007620:	6814      	ldr	r4, [r2, #0]
 8007622:	4621      	mov	r1, r4
 8007624:	b991      	cbnz	r1, 800764c <_malloc_r+0x54>
 8007626:	4c20      	ldr	r4, [pc, #128]	; (80076a8 <_malloc_r+0xb0>)
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	b91b      	cbnz	r3, 8007634 <_malloc_r+0x3c>
 800762c:	4630      	mov	r0, r6
 800762e:	f000 f863 	bl	80076f8 <_sbrk_r>
 8007632:	6020      	str	r0, [r4, #0]
 8007634:	4629      	mov	r1, r5
 8007636:	4630      	mov	r0, r6
 8007638:	f000 f85e 	bl	80076f8 <_sbrk_r>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	d124      	bne.n	800768a <_malloc_r+0x92>
 8007640:	230c      	movs	r3, #12
 8007642:	4630      	mov	r0, r6
 8007644:	6033      	str	r3, [r6, #0]
 8007646:	f000 f868 	bl	800771a <__malloc_unlock>
 800764a:	e7e4      	b.n	8007616 <_malloc_r+0x1e>
 800764c:	680b      	ldr	r3, [r1, #0]
 800764e:	1b5b      	subs	r3, r3, r5
 8007650:	d418      	bmi.n	8007684 <_malloc_r+0x8c>
 8007652:	2b0b      	cmp	r3, #11
 8007654:	d90f      	bls.n	8007676 <_malloc_r+0x7e>
 8007656:	600b      	str	r3, [r1, #0]
 8007658:	18cc      	adds	r4, r1, r3
 800765a:	50cd      	str	r5, [r1, r3]
 800765c:	4630      	mov	r0, r6
 800765e:	f000 f85c 	bl	800771a <__malloc_unlock>
 8007662:	f104 000b 	add.w	r0, r4, #11
 8007666:	1d23      	adds	r3, r4, #4
 8007668:	f020 0007 	bic.w	r0, r0, #7
 800766c:	1ac3      	subs	r3, r0, r3
 800766e:	d0d3      	beq.n	8007618 <_malloc_r+0x20>
 8007670:	425a      	negs	r2, r3
 8007672:	50e2      	str	r2, [r4, r3]
 8007674:	e7d0      	b.n	8007618 <_malloc_r+0x20>
 8007676:	684b      	ldr	r3, [r1, #4]
 8007678:	428c      	cmp	r4, r1
 800767a:	bf16      	itet	ne
 800767c:	6063      	strne	r3, [r4, #4]
 800767e:	6013      	streq	r3, [r2, #0]
 8007680:	460c      	movne	r4, r1
 8007682:	e7eb      	b.n	800765c <_malloc_r+0x64>
 8007684:	460c      	mov	r4, r1
 8007686:	6849      	ldr	r1, [r1, #4]
 8007688:	e7cc      	b.n	8007624 <_malloc_r+0x2c>
 800768a:	1cc4      	adds	r4, r0, #3
 800768c:	f024 0403 	bic.w	r4, r4, #3
 8007690:	42a0      	cmp	r0, r4
 8007692:	d005      	beq.n	80076a0 <_malloc_r+0xa8>
 8007694:	1a21      	subs	r1, r4, r0
 8007696:	4630      	mov	r0, r6
 8007698:	f000 f82e 	bl	80076f8 <_sbrk_r>
 800769c:	3001      	adds	r0, #1
 800769e:	d0cf      	beq.n	8007640 <_malloc_r+0x48>
 80076a0:	6025      	str	r5, [r4, #0]
 80076a2:	e7db      	b.n	800765c <_malloc_r+0x64>
 80076a4:	200022fc 	.word	0x200022fc
 80076a8:	20002300 	.word	0x20002300

080076ac <_realloc_r>:
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	4607      	mov	r7, r0
 80076b0:	4614      	mov	r4, r2
 80076b2:	460e      	mov	r6, r1
 80076b4:	b921      	cbnz	r1, 80076c0 <_realloc_r+0x14>
 80076b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80076ba:	4611      	mov	r1, r2
 80076bc:	f7ff bf9c 	b.w	80075f8 <_malloc_r>
 80076c0:	b922      	cbnz	r2, 80076cc <_realloc_r+0x20>
 80076c2:	f000 f82b 	bl	800771c <_free_r>
 80076c6:	4625      	mov	r5, r4
 80076c8:	4628      	mov	r0, r5
 80076ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076cc:	f000 f872 	bl	80077b4 <_malloc_usable_size_r>
 80076d0:	42a0      	cmp	r0, r4
 80076d2:	d20f      	bcs.n	80076f4 <_realloc_r+0x48>
 80076d4:	4621      	mov	r1, r4
 80076d6:	4638      	mov	r0, r7
 80076d8:	f7ff ff8e 	bl	80075f8 <_malloc_r>
 80076dc:	4605      	mov	r5, r0
 80076de:	2800      	cmp	r0, #0
 80076e0:	d0f2      	beq.n	80076c8 <_realloc_r+0x1c>
 80076e2:	4631      	mov	r1, r6
 80076e4:	4622      	mov	r2, r4
 80076e6:	f7ff ff27 	bl	8007538 <memcpy>
 80076ea:	4631      	mov	r1, r6
 80076ec:	4638      	mov	r0, r7
 80076ee:	f000 f815 	bl	800771c <_free_r>
 80076f2:	e7e9      	b.n	80076c8 <_realloc_r+0x1c>
 80076f4:	4635      	mov	r5, r6
 80076f6:	e7e7      	b.n	80076c8 <_realloc_r+0x1c>

080076f8 <_sbrk_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	2300      	movs	r3, #0
 80076fc:	4c05      	ldr	r4, [pc, #20]	; (8007714 <_sbrk_r+0x1c>)
 80076fe:	4605      	mov	r5, r0
 8007700:	4608      	mov	r0, r1
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	f7fa fe48 	bl	8002398 <_sbrk>
 8007708:	1c43      	adds	r3, r0, #1
 800770a:	d102      	bne.n	8007712 <_sbrk_r+0x1a>
 800770c:	6823      	ldr	r3, [r4, #0]
 800770e:	b103      	cbz	r3, 8007712 <_sbrk_r+0x1a>
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	bd38      	pop	{r3, r4, r5, pc}
 8007714:	20002608 	.word	0x20002608

08007718 <__malloc_lock>:
 8007718:	4770      	bx	lr

0800771a <__malloc_unlock>:
 800771a:	4770      	bx	lr

0800771c <_free_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4605      	mov	r5, r0
 8007720:	2900      	cmp	r1, #0
 8007722:	d043      	beq.n	80077ac <_free_r+0x90>
 8007724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007728:	1f0c      	subs	r4, r1, #4
 800772a:	2b00      	cmp	r3, #0
 800772c:	bfb8      	it	lt
 800772e:	18e4      	addlt	r4, r4, r3
 8007730:	f7ff fff2 	bl	8007718 <__malloc_lock>
 8007734:	4a1e      	ldr	r2, [pc, #120]	; (80077b0 <_free_r+0x94>)
 8007736:	6813      	ldr	r3, [r2, #0]
 8007738:	4610      	mov	r0, r2
 800773a:	b933      	cbnz	r3, 800774a <_free_r+0x2e>
 800773c:	6063      	str	r3, [r4, #4]
 800773e:	6014      	str	r4, [r2, #0]
 8007740:	4628      	mov	r0, r5
 8007742:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007746:	f7ff bfe8 	b.w	800771a <__malloc_unlock>
 800774a:	42a3      	cmp	r3, r4
 800774c:	d90b      	bls.n	8007766 <_free_r+0x4a>
 800774e:	6821      	ldr	r1, [r4, #0]
 8007750:	1862      	adds	r2, r4, r1
 8007752:	4293      	cmp	r3, r2
 8007754:	bf01      	itttt	eq
 8007756:	681a      	ldreq	r2, [r3, #0]
 8007758:	685b      	ldreq	r3, [r3, #4]
 800775a:	1852      	addeq	r2, r2, r1
 800775c:	6022      	streq	r2, [r4, #0]
 800775e:	6063      	str	r3, [r4, #4]
 8007760:	6004      	str	r4, [r0, #0]
 8007762:	e7ed      	b.n	8007740 <_free_r+0x24>
 8007764:	4613      	mov	r3, r2
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	b10a      	cbz	r2, 800776e <_free_r+0x52>
 800776a:	42a2      	cmp	r2, r4
 800776c:	d9fa      	bls.n	8007764 <_free_r+0x48>
 800776e:	6819      	ldr	r1, [r3, #0]
 8007770:	1858      	adds	r0, r3, r1
 8007772:	42a0      	cmp	r0, r4
 8007774:	d10b      	bne.n	800778e <_free_r+0x72>
 8007776:	6820      	ldr	r0, [r4, #0]
 8007778:	4401      	add	r1, r0
 800777a:	1858      	adds	r0, r3, r1
 800777c:	4282      	cmp	r2, r0
 800777e:	6019      	str	r1, [r3, #0]
 8007780:	d1de      	bne.n	8007740 <_free_r+0x24>
 8007782:	6810      	ldr	r0, [r2, #0]
 8007784:	6852      	ldr	r2, [r2, #4]
 8007786:	4401      	add	r1, r0
 8007788:	6019      	str	r1, [r3, #0]
 800778a:	605a      	str	r2, [r3, #4]
 800778c:	e7d8      	b.n	8007740 <_free_r+0x24>
 800778e:	d902      	bls.n	8007796 <_free_r+0x7a>
 8007790:	230c      	movs	r3, #12
 8007792:	602b      	str	r3, [r5, #0]
 8007794:	e7d4      	b.n	8007740 <_free_r+0x24>
 8007796:	6820      	ldr	r0, [r4, #0]
 8007798:	1821      	adds	r1, r4, r0
 800779a:	428a      	cmp	r2, r1
 800779c:	bf01      	itttt	eq
 800779e:	6811      	ldreq	r1, [r2, #0]
 80077a0:	6852      	ldreq	r2, [r2, #4]
 80077a2:	1809      	addeq	r1, r1, r0
 80077a4:	6021      	streq	r1, [r4, #0]
 80077a6:	6062      	str	r2, [r4, #4]
 80077a8:	605c      	str	r4, [r3, #4]
 80077aa:	e7c9      	b.n	8007740 <_free_r+0x24>
 80077ac:	bd38      	pop	{r3, r4, r5, pc}
 80077ae:	bf00      	nop
 80077b0:	200022fc 	.word	0x200022fc

080077b4 <_malloc_usable_size_r>:
 80077b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077b8:	1f18      	subs	r0, r3, #4
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	bfbc      	itt	lt
 80077be:	580b      	ldrlt	r3, [r1, r0]
 80077c0:	18c0      	addlt	r0, r0, r3
 80077c2:	4770      	bx	lr

080077c4 <_init>:
 80077c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077c6:	bf00      	nop
 80077c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ca:	bc08      	pop	{r3}
 80077cc:	469e      	mov	lr, r3
 80077ce:	4770      	bx	lr

080077d0 <_fini>:
 80077d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d2:	bf00      	nop
 80077d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077d6:	bc08      	pop	{r3}
 80077d8:	469e      	mov	lr, r3
 80077da:	4770      	bx	lr
