Like everything else in a MIPS CPU, MMU control is effected by a rather small number of extra instructions and a set of registers in the <SPAN class=cloze>[...]</SPAN>.</SPAN>