//! **************************************************************************
// Written by: Map K.39 on Tue May 13 16:22:10 2014
//! **************************************************************************

SCHEMATIC START;
COMP "fpga_0_ORGate_1_Res_pin" LOCATE = SITE "K4" LEVEL 1;
COMP "sys_clk_pin" LOCATE = SITE "B15" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<0>" LOCATE = SITE "H13" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<1>" LOCATE = SITE "G13" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<2>" LOCATE = SITE "C10" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<3>" LOCATE = SITE "C11" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<4>" LOCATE = SITE "J14" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<5>" LOCATE = SITE "H14" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<6>" LOCATE = SITE "E14" LEVEL 1;
COMP "fpga_0_LEDs_8Bit_GPIO_IO_pin<7>" LOCATE = SITE "D14" LEVEL 1;
COMP "sys_rst_pin" LOCATE = SITE "E16" LEVEL 1;
COMP "fpga_0_RS232_Uart_RX_pin" LOCATE = SITE "F14" LEVEL 1;
COMP "fpga_0_ORGate_1_Res_1_pin" LOCATE = SITE "M1" LEVEL 1;
COMP "fpga_0_ORGate_1_Res_2_pin" LOCATE = SITE "N8" LEVEL 1;
COMP "fpga_0_RS232_Uart_TX_pin" LOCATE = SITE "F12" LEVEL 1;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A"
        PINNAME CLKA;
PIN
        xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_0.A_pins<15>
        = BEL
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_0.A"
        PINNAME CLKA;
PIN
        xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_1.A_pins<15>
        = BEL
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_1.A"
        PINNAME CLKA;
PIN
        xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_2.A_pins<15>
        = BEL
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_2.A"
        PINNAME CLKA;
PIN
        xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_3.A_pins<15>
        = BEL
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_3.A"
        PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_0.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_0.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_1.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_1.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_2.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_2.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_3.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_3.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_4.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_4.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_5.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_5.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_6.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_6.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_7.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_7.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.B" PINNAME CLKB;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A" PINNAME CLKA;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<72> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME BRAMDSOCMCLK;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<106> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME BRAMISOCMCLK;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<604> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME CPMC405CLOCK;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<992> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME PLBCLK;
TIMEGRP clock_generator_0_clock_generator_0_DCM0_CLK_OUT_0_ = PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A_pins<15>"
        PIN
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_0.A_pins<15>"
        PIN
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_1.A_pins<15>"
        PIN
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_2.A_pins<15>"
        PIN
        "xps_bram_if_cntlr_2_bram/xps_bram_if_cntlr_2_bram/ramb16_s9_s9_3.A_pins<15>"
        PIN "isocm_bram/isocm_bram/ramb16_s9_s9_0.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.B_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A_pins<15>" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd6" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_2" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDACK_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCUBUSY_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_63" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_62" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_61" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_60" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_59" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_35" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_34" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_33" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_32" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_31" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_30" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_29" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_28" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_27" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_26" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_25" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_24" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_23" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_22" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_21" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_20" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_19" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_18" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_17" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_16" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_15" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_14" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_13" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_12" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_11" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_10" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_9" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_8" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_7" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_6" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_5" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_4" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_3" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_2" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_0" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<992>" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending_dly" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_6" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_9" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_10" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_11" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_12" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_13" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_14" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_15" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_16" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_17" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_18" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_19" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_20" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_21" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_22" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_23" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_24" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_25" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_26" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_27" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_28" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_29" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pipe" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/read_pipe" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_8" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_9" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_10" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_11" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_12" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_13" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_14" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_15" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_16" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_17" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_18" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_19" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_20" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_21" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_22" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_23" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_24" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_25" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_26" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_27" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_28" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_29" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_30" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_31" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_RNW" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_size_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/rnw_reg" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_7" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_6" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_5" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_4" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_2" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_1" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_0" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd5"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd6"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd7"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd8"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL "plb0/plb0/I_PLB_RST" BEL "plb0/plb0/GEN_SPLB_RST[0].I_SPLB_RST"
        BEL "plb0/plb0/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "plb0/plb0/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "plb0/plb0/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "plb0/plb0/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "plb0/plb0/GEN_SPLB_RST[5].I_SPLB_RST" BEL
        "plb0/plb0/GEN_MPLB_RST[0].I_MPLB_RST" BEL
        "plb0/plb0/GEN_MPLB_RST[1].I_MPLB_RST" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i"
        BEL "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_req_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_mst_id_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_cacheln_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/bus2ip_cs_i"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_req_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_single_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_63"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_62"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_61"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_60"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_59"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_58"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_57"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_56"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_55"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_54"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_53"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_52"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_51"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_50"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_49"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_48"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_47"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_46"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_45"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_44"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_43"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_42"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_41"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_40"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_39"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_38"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_37"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_36"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_35"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_34"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_33"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_32"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_63"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_62"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_61"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_60"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_59"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_58"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_57"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_56"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_55"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_54"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_53"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_52"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_51"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_50"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_49"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_48"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_47"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_46"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_45"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_44"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_43"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_42"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_41"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_40"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_39"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_38"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_37"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_36"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_35"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_34"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_33"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_32"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_REARB"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_CLR_SL_BUSY"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WREN"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_2BUS"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDCOMP"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cline_inc_value_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cline_inc_value_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/flbrst_inc_value_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/flbrst_inc_value_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/words_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_4_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_8_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/single_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/rnw_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_done"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_almst_done"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/Interrupt" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/status_Reg_1" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/status_Reg_2" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_0" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_3" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_1" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_2" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_6" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_4" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_5" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_9" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_7" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/BAUD_RATE_I/Count_8" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_7_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_6_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_4_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_3_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_5_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_1_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_0_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_RX_Data_2_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_mid_Start_Bit_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_8"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_7"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_6"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_5"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_4"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_3"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_2"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/previous_RX"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Din_1"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/running_0"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/FIFO_Write" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_7_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_5_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_4_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_6_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_2_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_1_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_3_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_fifo_DOut_0_0"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_div16_0"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "RS232_Uart/RS232_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "RS232_Uart/RS232_Uart/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_7" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_6" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_5" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_4" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_7" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_2" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_24" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_3" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_25" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_4" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_26" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_5" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_27" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_6" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_7" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_4" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_5" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_1" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_0" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_6" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_5/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_6/SRL16E" BEL
        "LEDs_8Bit/LEDs_8Bit/gpio_core_1/Mshreg_gpio_Data_In_7/SRL16E" BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "xps_timer_1/xps_timer_1/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL "xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_req_reg"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_mst_id_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_cacheln_reg"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/bus2ip_cs_i"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_req_reg"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_single_reg"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_31"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_30"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_29"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_28"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_27"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_26"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_25"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_24"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_23"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_22"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_21"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_20"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_19"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_18"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_17"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_16"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_15"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_14"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_13"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_12"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_11"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_10"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_9"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_8"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_7"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_6"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_5"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_4"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_63"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_62"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_61"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_60"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_59"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_58"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_57"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_56"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_55"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_54"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_53"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_52"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_51"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_50"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_49"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_48"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_47"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_46"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_45"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_44"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_43"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_42"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_41"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_40"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_39"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_38"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_37"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_36"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_35"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_34"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_33"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_32"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_REARB"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_CLR_SL_BUSY"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WREN"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_2BUS"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDCOMP"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_4"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_5"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_6"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_7"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_8"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_9"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_10"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_11"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_12"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_13"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_14"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_15"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_16"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_17"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_18"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_19"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_20"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_21"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_22"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_23"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_24"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_25"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_26"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_27"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_28"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_29"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_30"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_31"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cline_inc_value_s_h_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_4_s_h"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_8_s_h"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/single_s_h"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/rnw_s_h"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_2"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_done"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_0"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_1"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_3"
        BEL
        "xps_bram_if_cntlr_2/xps_bram_if_cntlr_2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_almst_done"
        BEL "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E"
        BEL
        "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2/SRL16E"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27"
        BEL "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL "xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/isr_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/iar_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/isr_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/mer_int_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/cie_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/cie_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/sie_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/mer_int_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/sie_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ipr_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ipr_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ivr_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ivr_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ier_0" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/ier_1" BEL
        "xps_intc_0/xps_intc_0/INTC_CORE_I/Irq" BEL
        "xps_intc_0/xps_intc_0/ip2bus_wrack_prev1" BEL
        "xps_intc_0/xps_intc_0/ip2bus_rdack_prev1" BEL
        "xps_intc_0/xps_intc_0/ip2bus_rdack" BEL
        "xps_intc_0/xps_intc_0/ip2bus_wrack" BEL
        "xps_intc_0/xps_intc_0/ip2bus_wrack_int_d1" BEL
        "xps_intc_0/xps_intc_0/ip2bus_rdack_int_d1";
TIMEGRP ppc405_0_WRAPPER = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd6" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_2" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDACK_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCUBUSY_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_63" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_62" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_61" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_60" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_59" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_35" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_34" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_33" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_32" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_31" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_30" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_29" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_28" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_27" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_26" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_25" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_24" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_23" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_22" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_21" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_20" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_19" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_18" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_17" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_16" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_15" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_14" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_13" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_12" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_11" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_10" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_9" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_8" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_7" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_6" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_5" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_4" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_3" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_2" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending_dly" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_6" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_9" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_10" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_11" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_12" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_13" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_14" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_15" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_16" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_17" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_18" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_19" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_20" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_21" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_22" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_23" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_24" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_25" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_26" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_27" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_28" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_29" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pipe" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/read_pipe" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_8" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_9" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_10" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_11" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_12" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_13" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_14" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_15" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_16" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_17" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_18" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_19" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_20" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_21" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_22" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_23" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_24" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_25" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_26" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_27" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_28" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_29" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_30" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_31" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_RNW" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_size_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/rnw_reg";
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<1> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1" PINNAME
        A2;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1" PINNAME
        A3;
PIN plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001_pins<4> =
        BEL "plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001"
        PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001_pins<4> =
        BEL "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001"
        PINNAME D;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001_pins<1>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001"
        PINNAME A2;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001_pins<4>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001"
        PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or0000" PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<1> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0"
        PINNAME A2;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1" PINNAME
        A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<3> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1" PINNAME
        A4;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<1> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1"
        PINNAME A2;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1"
        PINNAME A3;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000" PINNAME
        D;
TIMEGRP ppc405_0_MCYCLE_DPLB0 = PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<2>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001_pins<1>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or0000_pins<4>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<1>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<2>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000_pins<4>";
TIMEGRP CPUS = BEL "ppc405_0/ppc405_0/PPC405_i/PPC405_i" BEL
        "jtagppc_cntlr_0/jtagppc_cntlr_0/auto_ppc_connectivity.auto_PPC405.PPC_auto_i0";
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<579> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME C405RSTCHIPRESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<580> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME C405RSTCORERESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<581> = BEL
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i" PINNAME C405RSTSYSRESETREQ;
TIMEGRP RST_GRP = PIN "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<579>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<580>" PIN
        "ppc405_0/ppc405_0/PPC405_i/PPC405_i_pins<581>";
TIMEGRP ppc405_0_sample_cycle_IPLB0 = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle";
TIMEGRP ppc405_0_sample_cycle_DPLB0 = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle";
PIN
        plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001_pins<4>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001"
        PINNAME D;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001_pins<4>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001"
        PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or0000" PINNAME D;
PIN plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or0000_pins<4> = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or0000" PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<1> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1" PINNAME
        A2;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1" PINNAME
        A3;
PIN
        plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux00001_pins<4>
        = BEL
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux00001"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0"
        PINNAME A4;
PIN plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001_pins<4> =
        BEL "plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001"
        PINNAME D;
TIMEGRP ppc405_0_MCYCLE_IPLB0 = PIN
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or0000_pins<4>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or0000_pins<4>"
        PIN "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or0000_pins<4>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<2>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux00001_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_not0001_SW0_pins<3>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<2>"
        PIN
        "plb0/plb0/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000_pins<4>";
PIN
        clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST_pins<10>
        = BEL
        "clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST"
        PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL
        "clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti2"
        BEL "clock_generator_0/RST_shift3" BEL "clock_generator_0/RST_shift2"
        BEL "clock_generator_0/RST_shift1" BEL
        "clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti"
        PIN
        "clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST_pins<10>"
        BEL
        "clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Mshreg_rsti/SRL16E";
TIMEGRP ppc405_0_FABRIC = FFS(*) RAMS(*) EXCEPT TIMEGRP "ppc405_0_WRAPPER";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_RST1_path = FROM TIMEGRP "CPUS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "FFS";
PATH "TS_RST1_path" TIG;
TS_clock_generator_0_clock_generator_0_DCM0_CLK_OUT_0_ = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_DCM0_CLK_OUT_0_" TS_sys_clk_pin
        HIGH 50%;
PIN fpga_0_ORGate_1_Res_1_pin_OBUF_pins<1> = BEL
        "fpga_0_ORGate_1_Res_1_pin_OBUF" PINNAME OUT;
PIN fpga_0_ORGate_1_Res_pin_OBUF_pins<1> = BEL "fpga_0_ORGate_1_Res_pin_OBUF"
        PINNAME OUT;
PIN sys_rst_pin_pins<0> = BEL "sys_rst_pin" PINNAME PAD;
PIN "fpga_0_ORGate_1_Res_1_pin_OBUF_pins<1>" TIG;
PIN "fpga_0_ORGate_1_Res_pin_OBUF_pins<1>" TIG;
PIN "sys_rst_pin_pins<0>" TIG;
SCHEMATIC END;

