Protel Design System Design Rule Check
PCB File : \\vmware-host\Shared Folders\Desktop\backscatter_tag_pcb\backscatter_tag_pcb.PcbDoc
Date     : 10/9/2017
Time     : 10:29:06 AM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.883mil < 10mil) Between Pad Free-11(3930mil,2590mil) on Multi-Layer And Pad U6-4(3880mil,2559.803mil) on Top Layer [Top Solder] Mask Sliver [8.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.835mil < 10mil) Between Pad Free-11(3925mil,2450mil) on Multi-Layer And Pad U6-5(3880mil,2485mil) on Top Layer [Top Solder] Mask Sliver [8.835mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-2(3974.488mil,2522.402mil) on Top Layer And Pad U6-3(3974.488mil,2559.803mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.908mil < 10mil) Between Pad Free-11(3930mil,2590mil) on Multi-Layer And Pad U6-3(3974.488mil,2559.803mil) on Top Layer [Top Solder] Mask Sliver [4.908mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-1(3974.488mil,2485mil) on Top Layer And Pad U6-2(3974.488mil,2522.402mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.48mil < 10mil) Between Pad Free-11(3925mil,2450mil) on Multi-Layer And Pad U6-1(3974.488mil,2485mil) on Top Layer [Top Solder] Mask Sliver [4.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.063mil < 10mil) Between Pad Free-10(3147mil,2995mil) on Multi-Layer And Pad U1-9(3167.165mil,2934.488mil) on Top Layer [Top Solder] Mask Sliver [8.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.083mil < 10mil) Between Pad Free-10(3147mil,2995mil) on Multi-Layer And Pad U1-10(3147.48mil,2934.488mil) on Top Layer [Top Solder] Mask Sliver [2.083mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.548mil < 10mil) Between Pad Free-10(3147mil,2995mil) on Multi-Layer And Pad U1-11(3127.795mil,2934.488mil) on Top Layer [Top Solder] Mask Sliver [7.548mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.751mil < 10mil) Between Pad Free-10(2723mil,2618mil) on Multi-Layer And Pad U1-39(2791.181mil,2617.559mil) on Top Layer [Top Solder] Mask Sliver [9.751mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.68mil < 10mil) Between Pad Free-10(3170mil,2275mil) on Multi-Layer And Pad U1-67(3167.165mil,2340mil) on Top Layer [Top Solder] Mask Sliver [6.68mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.307mil < 10mil) Between Pad Free-11(4000mil,2425mil) on Multi-Layer And Pad C22-2(4040mil,2380mil) on Top Layer [Top Solder] Mask Sliver [6.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-6(2032.52mil,3030mil) on Top Layer And Pad U4-5(2032.52mil,3055.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-7(2032.52mil,3004.409mil) on Top Layer And Pad U4-6(2032.52mil,3030mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-8(2032.52mil,2978.819mil) on Top Layer And Pad U4-7(2032.52mil,3004.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-3(2190mil,3030mil) on Top Layer And Pad U4-4(2190mil,3055.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-2(2190mil,3004.409mil) on Top Layer And Pad U4-3(2190mil,3030mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.27mil < 10mil) Between Pad Free-10(2240.591mil,3004.409mil) on Multi-Layer And Pad U4-3(2190mil,3030mil) on Top Layer [Top Solder] Mask Sliver [8.27mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-1(2190mil,2978.819mil) on Top Layer And Pad U4-2(2190mil,3004.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.969mil < 10mil) Between Pad Free-10(2240.591mil,3004.409mil) on Multi-Layer And Pad U4-2(2190mil,3004.409mil) on Top Layer [Top Solder] Mask Sliver [3.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.27mil < 10mil) Between Pad Free-10(2240.591mil,3004.409mil) on Multi-Layer And Pad U4-1(2190mil,2978.819mil) on Top Layer [Top Solder] Mask Sliver [8.27mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad Free-10(3291.929mil,3346.929mil) on Multi-Layer And Pad R4-2(3291.929mil,3395mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-2(2062.598mil,2285.512mil) on Top Layer And Pad U2-1(2025.197mil,2285.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-3(2100mil,2285.512mil) on Top Layer And Pad U2-2(2062.598mil,2285.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-2(2227.402mil,2280.512mil) on Top Layer And Pad U3-1(2190mil,2280.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-3(2264.803mil,2280.512mil) on Top Layer And Pad U3-2(2227.402mil,2280.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Pad Free-10(3725mil,3055mil) on Multi-Layer And Pad C42-2(3770mil,3041.929mil) on Top Layer [Top Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad Free-11(3630mil,2890mil) on Multi-Layer And Pad U8-1(3685.354mil,2890mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.346mil < 10mil) Between Pad Free-11(3815mil,2770mil) on Multi-Layer And Pad C44-2(3770mil,2765mil) on Top Layer [Top Solder] Mask Sliver [0.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-2(3595mil,2800mil) on Top Layer And Pad U9-3(3595mil,2837.402mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-1(3595mil,2762.598mil) on Top Layer And Pad U9-2(3595mil,2800mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-3(3974.37mil,2672.677mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-2(3954.685mil,2672.677mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-1(3935mil,2672.677mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-6(3974.37mil,2757.323mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-7(3954.685mil,2757.323mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-8(3935mil,2757.323mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-4(3994.055mil,2672.677mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U7-5(3994.055mil,2757.323mil) on Top Layer And Pad U7-9(3965mil,2715mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-2(3954.685mil,2672.677mil) on Top Layer And Pad U7-1(3935mil,2672.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-3(3974.37mil,2672.677mil) on Top Layer And Pad U7-2(3954.685mil,2672.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-4(3994.055mil,2672.677mil) on Top Layer And Pad U7-3(3974.37mil,2672.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-7(3954.685mil,2757.323mil) on Top Layer And Pad U7-8(3935mil,2757.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-6(3974.37mil,2757.323mil) on Top Layer And Pad U7-7(3954.685mil,2757.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-5(3994.055mil,2757.323mil) on Top Layer And Pad U7-6(3974.37mil,2757.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-11(3480mil,2660mil) on Multi-Layer And Pad Free-11(3480mil,2700mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.231mil < 10mil) Between Pad Free-11(3520mil,2690mil) on Multi-Layer And Pad Free-11(3480mil,2700mil) on Multi-Layer [Top Solder] Mask Sliver [3.231mil] / [Bottom Solder] Mask Sliver [3.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-11(3480mil,2580mil) on Multi-Layer And Pad Free-11(3480mil,2540mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-11(3480mil,2620mil) on Multi-Layer And Pad Free-11(3480mil,2580mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-11(3480mil,2660mil) on Multi-Layer And Pad Free-11(3480mil,2620mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.311mil < 10mil) Between Pad Free-10(2723mil,2618mil) on Multi-Layer And Pad Free-10(2718mil,2658mil) on Multi-Layer [Top Solder] Mask Sliver [2.311mil] / [Bottom Solder] Mask Sliver [2.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.213mil < 10mil) Between Pad Free-16(3605mil,2948.071mil) on Multi-Layer And Pad Free-10(3560mil,2985mil) on Multi-Layer [Top Solder] Mask Sliver [5.213mil] / [Bottom Solder] Mask Sliver [5.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-11(3120mil,2430mil) on Multi-Layer And Pad Free-11(3120mil,2475mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-11(3070mil,2510mil) on Multi-Layer And Pad Free-11(3030mil,2510mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3778.504mil,3092.638mil)(3778.504mil,3230.433mil) on Top Overlay And Pad C27-1(3810mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3841.496mil,3092.638mil)(3841.496mil,3230.433mil) on Top Overlay And Pad C27-1(3810mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3778.504mil,3092.638mil)(3778.504mil,3230.433mil) on Top Overlay And Pad C27-2(3810mil,3128.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3841.496mil,3092.638mil)(3841.496mil,3230.433mil) on Top Overlay And Pad C27-2(3810mil,3128.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4202.638mil,2348.504mil)(4340.433mil,2348.504mil) on Top Overlay And Pad C17-1(4305mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4202.638mil,2411.496mil)(4340.433mil,2411.496mil) on Top Overlay And Pad C17-1(4305mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4202.638mil,2348.504mil)(4340.433mil,2348.504mil) on Top Overlay And Pad C17-2(4238.071mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4202.638mil,2411.496mil)(4340.433mil,2411.496mil) on Top Overlay And Pad C17-2(4238.071mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2722.638mil)(2633.504mil,2860.433mil) on Top Overlay And Pad C33-1(2665mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2722.638mil)(2696.496mil,2860.433mil) on Top Overlay And Pad C33-1(2665mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2722.638mil)(2633.504mil,2860.433mil) on Top Overlay And Pad C33-2(2665mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2722.638mil)(2696.496mil,2860.433mil) on Top Overlay And Pad C33-2(2665mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2514.567mil)(2543.504mil,2652.362mil) on Top Overlay And Pad C12-1(2575mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2514.567mil)(2606.496mil,2652.362mil) on Top Overlay And Pad C12-1(2575mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2514.567mil)(2543.504mil,2652.362mil) on Top Overlay And Pad C12-2(2575mil,2616.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2514.567mil)(2606.496mil,2652.362mil) on Top Overlay And Pad C12-2(2575mil,2616.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2786.496mil,3004.567mil)(2786.496mil,3142.362mil) on Top Overlay And Pad C30-1(2755mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2723.504mil,3004.567mil)(2723.504mil,3142.362mil) on Top Overlay And Pad C30-1(2755mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2786.496mil,3004.567mil)(2786.496mil,3142.362mil) on Top Overlay And Pad C30-2(2755mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2723.504mil,3004.567mil)(2723.504mil,3142.362mil) on Top Overlay And Pad C30-2(2755mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4188.504mil,2492.638mil)(4188.504mil,2630.433mil) on Top Overlay And Pad C19-1(4220mil,2595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4251.496mil,2492.638mil)(4251.496mil,2630.433mil) on Top Overlay And Pad C19-1(4220mil,2595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4188.504mil,2492.638mil)(4188.504mil,2630.433mil) on Top Overlay And Pad C19-2(4220mil,2528.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4251.496mil,2492.638mil)(4251.496mil,2630.433mil) on Top Overlay And Pad C19-2(4220mil,2528.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4273.504mil,2494.567mil)(4273.504mil,2632.362mil) on Top Overlay And Pad C18-1(4305mil,2596.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4336.496mil,2494.567mil)(4336.496mil,2632.362mil) on Top Overlay And Pad C18-1(4305mil,2596.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4273.504mil,2494.567mil)(4273.504mil,2632.362mil) on Top Overlay And Pad C18-2(4305mil,2530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4336.496mil,2494.567mil)(4336.496mil,2632.362mil) on Top Overlay And Pad C18-2(4305mil,2530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2701.496mil,3004.567mil)(2701.496mil,3142.362mil) on Top Overlay And Pad C31-1(2670mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2638.504mil,3004.567mil)(2638.504mil,3142.362mil) on Top Overlay And Pad C31-1(2670mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2701.496mil,3004.567mil)(2701.496mil,3142.362mil) on Top Overlay And Pad C31-2(2670mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2638.504mil,3004.567mil)(2638.504mil,3142.362mil) on Top Overlay And Pad C31-2(2670mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3421.496mil,3012.638mil)(3421.496mil,3150.433mil) on Top Overlay And Pad C4-1(3390mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3358.504mil,3012.638mil)(3358.504mil,3150.433mil) on Top Overlay And Pad C4-1(3390mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3421.496mil,3012.638mil)(3421.496mil,3150.433mil) on Top Overlay And Pad C4-2(3390mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3358.504mil,3012.638mil)(3358.504mil,3150.433mil) on Top Overlay And Pad C4-2(3390mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2273.504mil,2892.638mil)(2273.504mil,3030.433mil) on Top Overlay And Pad C25-1(2305mil,2928.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2336.496mil,2892.638mil)(2336.496mil,3030.433mil) on Top Overlay And Pad C25-1(2305mil,2928.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2273.504mil,2892.638mil)(2273.504mil,3030.433mil) on Top Overlay And Pad C25-2(2305mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2336.496mil,2892.638mil)(2336.496mil,3030.433mil) on Top Overlay And Pad C25-2(2305mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3591.496mil,3012.638mil)(3591.496mil,3150.433mil) on Top Overlay And Pad C6-1(3560mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3528.504mil,3012.638mil)(3528.504mil,3150.433mil) on Top Overlay And Pad C6-1(3560mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3591.496mil,3012.638mil)(3591.496mil,3150.433mil) on Top Overlay And Pad C6-2(3560mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3528.504mil,3012.638mil)(3528.504mil,3150.433mil) on Top Overlay And Pad C6-2(3560mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2722.638mil)(2543.504mil,2860.433mil) on Top Overlay And Pad C32-1(2575mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2722.638mil)(2606.496mil,2860.433mil) on Top Overlay And Pad C32-1(2575mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2722.638mil)(2543.504mil,2860.433mil) on Top Overlay And Pad C32-2(2575mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2722.638mil)(2606.496mil,2860.433mil) on Top Overlay And Pad C32-2(2575mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4268.504mil,2702.638mil)(4268.504mil,2840.433mil) on Top Overlay And Pad C21-1(4300mil,2738.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4331.496mil,2702.638mil)(4331.496mil,2840.433mil) on Top Overlay And Pad C21-1(4300mil,2738.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4268.504mil,2702.638mil)(4268.504mil,2840.433mil) on Top Overlay And Pad C21-2(4300mil,2805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4331.496mil,2702.638mil)(4331.496mil,2840.433mil) on Top Overlay And Pad C21-2(4300mil,2805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3676.496mil,3012.638mil)(3676.496mil,3150.433mil) on Top Overlay And Pad C7-1(3645mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3613.504mil,3012.638mil)(3613.504mil,3150.433mil) on Top Overlay And Pad C7-1(3645mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3676.496mil,3012.638mil)(3676.496mil,3150.433mil) on Top Overlay And Pad C7-2(3645mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3613.504mil,3012.638mil)(3613.504mil,3150.433mil) on Top Overlay And Pad C7-2(3645mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2548.504mil,3002.638mil)(2548.504mil,3140.433mil) on Top Overlay And Pad C9-1(2580mil,3105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2611.496mil,3002.638mil)(2611.496mil,3140.433mil) on Top Overlay And Pad C9-1(2580mil,3105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2548.504mil,3002.638mil)(2548.504mil,3140.433mil) on Top Overlay And Pad C9-2(2580mil,3038.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2611.496mil,3002.638mil)(2611.496mil,3140.433mil) on Top Overlay And Pad C9-2(2580mil,3038.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2514.567mil)(2633.504mil,2652.362mil) on Top Overlay And Pad C13-1(2665mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2514.567mil)(2696.496mil,2652.362mil) on Top Overlay And Pad C13-1(2665mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2514.567mil)(2633.504mil,2652.362mil) on Top Overlay And Pad C13-2(2665mil,2616.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2514.567mil)(2696.496mil,2652.362mil) on Top Overlay And Pad C13-2(2665mil,2616.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3506.496mil,3012.638mil)(3506.496mil,3150.433mil) on Top Overlay And Pad C5-1(3475mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3443.504mil,3012.638mil)(3443.504mil,3150.433mil) on Top Overlay And Pad C5-1(3475mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3506.496mil,3012.638mil)(3506.496mil,3150.433mil) on Top Overlay And Pad C5-2(3475mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3443.504mil,3012.638mil)(3443.504mil,3150.433mil) on Top Overlay And Pad C5-2(3475mil,3048.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2458.504mil,3004.567mil)(2458.504mil,3142.362mil) on Top Overlay And Pad C8-1(2490mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2521.496mil,3004.567mil)(2521.496mil,3142.362mil) on Top Overlay And Pad C8-1(2490mil,3106.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2458.504mil,3004.567mil)(2458.504mil,3142.362mil) on Top Overlay And Pad C8-2(2490mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2521.496mil,3004.567mil)(2521.496mil,3142.362mil) on Top Overlay And Pad C8-2(2490mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Track (3838.661mil,2455.472mil)(3838.661mil,2588.347mil) on Top Overlay And Pad U6-4(3880mil,2559.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Track (3838.661mil,2455.472mil)(3838.661mil,2588.347mil) on Top Overlay And Pad U6-5(3880mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3098.504mil)(3260.433mil,3098.504mil) on Top Overlay And Pad C3-1(3225mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3161.496mil)(3260.433mil,3161.496mil) on Top Overlay And Pad C3-1(3225mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3098.504mil)(3260.433mil,3098.504mil) on Top Overlay And Pad C3-2(3158.071mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3161.496mil)(3260.433mil,3161.496mil) on Top Overlay And Pad C3-2(3158.071mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3178.504mil)(3260.433mil,3178.504mil) on Top Overlay And Pad C2-1(3225mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3241.496mil)(3260.433mil,3241.496mil) on Top Overlay And Pad C2-1(3225mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3178.504mil)(3260.433mil,3178.504mil) on Top Overlay And Pad C2-2(3158.071mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3122.638mil,3241.496mil)(3260.433mil,3241.496mil) on Top Overlay And Pad C2-2(3158.071mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3756.496mil,3092.638mil)(3756.496mil,3230.433mil) on Top Overlay And Pad C26-1(3725mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3693.504mil,3092.638mil)(3693.504mil,3230.433mil) on Top Overlay And Pad C26-1(3725mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3756.496mil,3092.638mil)(3756.496mil,3230.433mil) on Top Overlay And Pad C26-2(3725mil,3128.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3693.504mil,3092.638mil)(3693.504mil,3230.433mil) on Top Overlay And Pad C26-2(3725mil,3128.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3524.567mil,3233.504mil)(3662.362mil,3233.504mil) on Top Overlay And Pad C28-1(3626.929mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3524.567mil,3296.496mil)(3662.362mil,3296.496mil) on Top Overlay And Pad C28-1(3626.929mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3524.567mil,3233.504mil)(3662.362mil,3233.504mil) on Top Overlay And Pad C28-2(3560mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3524.567mil,3296.496mil)(3662.362mil,3296.496mil) on Top Overlay And Pad C28-2(3560mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3357.638mil,3233.504mil)(3495.433mil,3233.504mil) on Top Overlay And Pad C29-1(3393.071mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3357.638mil,3296.496mil)(3495.433mil,3296.496mil) on Top Overlay And Pad C29-1(3393.071mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3357.638mil,3233.504mil)(3495.433mil,3233.504mil) on Top Overlay And Pad C29-2(3460mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3357.638mil,3296.496mil)(3495.433mil,3296.496mil) on Top Overlay And Pad C29-2(3460mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2786.496mil,3212.638mil)(2786.496mil,3350.433mil) on Top Overlay And Pad C10-1(2755mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2723.504mil,3212.638mil)(2723.504mil,3350.433mil) on Top Overlay And Pad C10-1(2755mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2786.496mil,3212.638mil)(2786.496mil,3350.433mil) on Top Overlay And Pad C10-2(2755mil,3248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2723.504mil,3212.638mil)(2723.504mil,3350.433mil) on Top Overlay And Pad C10-2(2755mil,3248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2701.496mil,3212.638mil)(2701.496mil,3350.433mil) on Top Overlay And Pad C11-1(2670mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2638.504mil,3212.638mil)(2638.504mil,3350.433mil) on Top Overlay And Pad C11-1(2670mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2701.496mil,3212.638mil)(2701.496mil,3350.433mil) on Top Overlay And Pad C11-2(2670mil,3248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2638.504mil,3212.638mil)(2638.504mil,3350.433mil) on Top Overlay And Pad C11-2(2670mil,3248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4204.567mil,2268.504mil)(4342.362mil,2268.504mil) on Top Overlay And Pad C16-1(4306.929mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4204.567mil,2331.496mil)(4342.362mil,2331.496mil) on Top Overlay And Pad C16-1(4306.929mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4204.567mil,2268.504mil)(4342.362mil,2268.504mil) on Top Overlay And Pad C16-2(4240mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4204.567mil,2331.496mil)(4342.362mil,2331.496mil) on Top Overlay And Pad C16-2(4240mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4188.504mil,2702.638mil)(4188.504mil,2840.433mil) on Top Overlay And Pad C20-1(4220mil,2738.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4251.496mil,2702.638mil)(4251.496mil,2840.433mil) on Top Overlay And Pad C20-1(4220mil,2738.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4188.504mil,2702.638mil)(4188.504mil,2840.433mil) on Top Overlay And Pad C20-2(4220mil,2805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4251.496mil,2702.638mil)(4251.496mil,2840.433mil) on Top Overlay And Pad C20-2(4220mil,2805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3798.504mil,2284.567mil)(3798.504mil,2422.362mil) on Top Overlay And Pad C34-1(3830mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3861.496mil,2284.567mil)(3861.496mil,2422.362mil) on Top Overlay And Pad C34-1(3830mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3798.504mil,2284.567mil)(3798.504mil,2422.362mil) on Top Overlay And Pad C34-2(3830mil,2386.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3861.496mil,2284.567mil)(3861.496mil,2422.362mil) on Top Overlay And Pad C34-2(3830mil,2386.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3878.504mil,2284.567mil)(3878.504mil,2422.362mil) on Top Overlay And Pad C35-1(3910mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3941.496mil,2284.567mil)(3941.496mil,2422.362mil) on Top Overlay And Pad C35-1(3910mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3878.504mil,2284.567mil)(3878.504mil,2422.362mil) on Top Overlay And Pad C35-2(3910mil,2386.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3941.496mil,2284.567mil)(3941.496mil,2422.362mil) on Top Overlay And Pad C35-2(3910mil,2386.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4008.504mil,2277.638mil)(4008.504mil,2415.433mil) on Top Overlay And Pad C22-1(4040mil,2313.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4071.496mil,2277.638mil)(4071.496mil,2415.433mil) on Top Overlay And Pad C22-1(4040mil,2313.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4008.504mil,2277.638mil)(4008.504mil,2415.433mil) on Top Overlay And Pad C22-2(4040mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4071.496mil,2277.638mil)(4071.496mil,2415.433mil) on Top Overlay And Pad C22-2(4040mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3273.504mil)(3327.362mil,3273.504mil) on Top Overlay And Pad C1-1(3291.929mil,3305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3336.496mil)(3327.362mil,3336.496mil) on Top Overlay And Pad C1-1(3291.929mil,3305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3273.504mil)(3327.362mil,3273.504mil) on Top Overlay And Pad C1-2(3225mil,3305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3336.496mil)(3327.362mil,3336.496mil) on Top Overlay And Pad C1-2(3225mil,3305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2368.504mil,2957.638mil)(2368.504mil,3095.433mil) on Top Overlay And Pad C24-1(2400mil,3060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2431.496mil,2957.638mil)(2431.496mil,3095.433mil) on Top Overlay And Pad C24-1(2400mil,3060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2368.504mil,2957.638mil)(2368.504mil,3095.433mil) on Top Overlay And Pad C24-2(2400mil,2993.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2431.496mil,2957.638mil)(2431.496mil,3095.433mil) on Top Overlay And Pad C24-2(2400mil,2993.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.244mil < 10mil) Between Text "C24" (2355mil,3115mil) on Top Overlay And Pad SMD1-1(2294.724mil,3170.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2433.504mil,2282.638mil)(2433.504mil,2420.433mil) on Top Overlay And Pad LED1-1(2465mil,2318.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2496.496mil,2282.638mil)(2496.496mil,2420.433mil) on Top Overlay And Pad LED1-1(2465mil,2318.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2433.504mil,2282.638mil)(2433.504mil,2420.433mil) on Top Overlay And Pad LED1-2(2465mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2496.496mil,2282.638mil)(2496.496mil,2420.433mil) on Top Overlay And Pad LED1-2(2465mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4118.504mil,2274.567mil)(4118.504mil,2412.362mil) on Top Overlay And Pad C23-1(4150mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4181.496mil,2274.567mil)(4181.496mil,2412.362mil) on Top Overlay And Pad C23-1(4150mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4118.504mil,2274.567mil)(4118.504mil,2412.362mil) on Top Overlay And Pad C23-2(4150mil,2376.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4181.496mil,2274.567mil)(4181.496mil,2412.362mil) on Top Overlay And Pad C23-2(4150mil,2376.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3426.496mil)(3327.362mil,3426.496mil) on Top Overlay And Pad R4-1(3225mil,3395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3363.504mil)(3327.362mil,3363.504mil) on Top Overlay And Pad R4-1(3225mil,3395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3426.496mil)(3327.362mil,3426.496mil) on Top Overlay And Pad R4-2(3291.929mil,3395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3189.567mil,3363.504mil)(3327.362mil,3363.504mil) on Top Overlay And Pad R4-2(3291.929mil,3395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2353.504mil,2282.638mil)(2353.504mil,2420.433mil) on Top Overlay And Pad R5-1(2385mil,2318.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2416.496mil,2282.638mil)(2416.496mil,2420.433mil) on Top Overlay And Pad R5-1(2385mil,2318.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2353.504mil,2282.638mil)(2353.504mil,2420.433mil) on Top Overlay And Pad R5-2(2385mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2416.496mil,2282.638mil)(2416.496mil,2420.433mil) on Top Overlay And Pad R5-2(2385mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2297.638mil)(2633.504mil,2435.433mil) on Top Overlay And Pad C15-1(2665mil,2333.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2297.638mil)(2696.496mil,2435.433mil) on Top Overlay And Pad C15-1(2665mil,2333.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2633.504mil,2297.638mil)(2633.504mil,2435.433mil) on Top Overlay And Pad C15-2(2665mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2696.496mil,2297.638mil)(2696.496mil,2435.433mil) on Top Overlay And Pad C15-2(2665mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2297.638mil)(2543.504mil,2435.433mil) on Top Overlay And Pad C14-1(2575mil,2333.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2297.638mil)(2606.496mil,2435.433mil) on Top Overlay And Pad C14-1(2575mil,2333.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2543.504mil,2297.638mil)(2543.504mil,2435.433mil) on Top Overlay And Pad C14-2(2575mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2606.496mil,2297.638mil)(2606.496mil,2435.433mil) on Top Overlay And Pad C14-2(2575mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3823.504mil,2722.638mil)(3823.504mil,2860.433mil) on Top Overlay And Pad C37-1(3855mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3886.496mil,2722.638mil)(3886.496mil,2860.433mil) on Top Overlay And Pad C37-1(3855mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3823.504mil,2722.638mil)(3823.504mil,2860.433mil) on Top Overlay And Pad C37-2(3855mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3886.496mil,2722.638mil)(3886.496mil,2860.433mil) on Top Overlay And Pad C37-2(3855mil,2758.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2947.638mil,3143.504mil)(3085.433mil,3143.504mil) on Top Overlay And Pad C46-1(2983.071mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2947.638mil,3206.496mil)(3085.433mil,3206.496mil) on Top Overlay And Pad C46-1(2983.071mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2947.638mil,3143.504mil)(3085.433mil,3143.504mil) on Top Overlay And Pad C46-2(3050mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (2947.638mil,3206.496mil)(3085.433mil,3206.496mil) on Top Overlay And Pad C46-2(3050mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4143.504mil,2942.638mil)(4143.504mil,3080.433mil) on Top Overlay And Pad C36-1(4175mil,2978.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4206.496mil,2942.638mil)(4206.496mil,3080.433mil) on Top Overlay And Pad C36-1(4175mil,2978.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4143.504mil,2942.638mil)(4143.504mil,3080.433mil) on Top Overlay And Pad C36-2(4175mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (4206.496mil,2942.638mil)(4206.496mil,3080.433mil) on Top Overlay And Pad C36-2(4175mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3982.638mil,3013.504mil)(4120.433mil,3013.504mil) on Top Overlay And Pad L1-1(4018.071mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3982.638mil,3076.496mil)(4120.433mil,3076.496mil) on Top Overlay And Pad L1-1(4018.071mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3982.638mil,3013.504mil)(4120.433mil,3013.504mil) on Top Overlay And Pad L1-2(4085mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3982.638mil,3076.496mil)(4120.433mil,3076.496mil) on Top Overlay And Pad L1-2(4085mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3818.504mil,2939.567mil)(3818.504mil,3077.362mil) on Top Overlay And Pad R7-1(3850mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3881.496mil,2939.567mil)(3881.496mil,3077.362mil) on Top Overlay And Pad R7-1(3850mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3818.504mil,2939.567mil)(3818.504mil,3077.362mil) on Top Overlay And Pad R7-2(3850mil,3041.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3881.496mil,2939.567mil)(3881.496mil,3077.362mil) on Top Overlay And Pad R7-2(3850mil,3041.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3738.504mil,2939.567mil)(3738.504mil,3077.362mil) on Top Overlay And Pad C42-1(3770mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.331mil < 10mil) Between Text "U8" (3690mil,2930mil) on Top Overlay And Pad C42-1(3770mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3801.496mil,2939.567mil)(3801.496mil,3077.362mil) on Top Overlay And Pad C42-1(3770mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3738.504mil,2939.567mil)(3738.504mil,3077.362mil) on Top Overlay And Pad C42-2(3770mil,3041.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3801.496mil,2939.567mil)(3801.496mil,3077.362mil) on Top Overlay And Pad C42-2(3770mil,3041.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2796.496mil)(3805.433mil,2796.496mil) on Top Overlay And Pad C44-1(3703.071mil,2765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2733.504mil)(3805.433mil,2733.504mil) on Top Overlay And Pad C44-1(3703.071mil,2765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2796.496mil)(3805.433mil,2796.496mil) on Top Overlay And Pad C44-2(3770mil,2765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2733.504mil)(3805.433mil,2733.504mil) on Top Overlay And Pad C44-2(3770mil,2765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2716.496mil)(3805.433mil,2716.496mil) on Top Overlay And Pad C45-1(3703.071mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2653.504mil)(3805.433mil,2653.504mil) on Top Overlay And Pad C45-1(3703.071mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2716.496mil)(3805.433mil,2716.496mil) on Top Overlay And Pad C45-2(3770mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3667.638mil,2653.504mil)(3805.433mil,2653.504mil) on Top Overlay And Pad C45-2(3770mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2903.504mil)(4055.433mil,2903.504mil) on Top Overlay And Pad R6-1(3953.071mil,2935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2966.496mil)(4055.433mil,2966.496mil) on Top Overlay And Pad R6-1(3953.071mil,2935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2903.504mil)(4055.433mil,2903.504mil) on Top Overlay And Pad R6-2(4020mil,2935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2966.496mil)(4055.433mil,2966.496mil) on Top Overlay And Pad R6-2(4020mil,2935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2823.504mil)(4055.433mil,2823.504mil) on Top Overlay And Pad C38-1(3953.071mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2886.496mil)(4055.433mil,2886.496mil) on Top Overlay And Pad C38-1(3953.071mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2823.504mil)(4055.433mil,2823.504mil) on Top Overlay And Pad C38-2(4020mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3917.638mil,2886.496mil)(4055.433mil,2886.496mil) on Top Overlay And Pad C38-2(4020mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2631.496mil)(3807.362mil,2631.496mil) on Top Overlay And Pad C39-1(3705mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2568.504mil)(3807.362mil,2568.504mil) on Top Overlay And Pad C39-1(3705mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2631.496mil)(3807.362mil,2631.496mil) on Top Overlay And Pad C39-2(3771.929mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2568.504mil)(3807.362mil,2568.504mil) on Top Overlay And Pad C39-2(3771.929mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2546.496mil)(3807.362mil,2546.496mil) on Top Overlay And Pad C40-1(3705mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2483.504mil)(3807.362mil,2483.504mil) on Top Overlay And Pad C40-1(3705mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2546.496mil)(3807.362mil,2546.496mil) on Top Overlay And Pad C40-2(3771.929mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Track (3669.567mil,2483.504mil)(3807.362mil,2483.504mil) on Top Overlay And Pad C40-2(3771.929mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Track (3459.173mil,2733.071mil)(3459.173mil,2865.945mil) on Top Overlay And Pad U9-4(3500.512mil,2837.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Track (3459.173mil,2733.071mil)(3459.173mil,2865.945mil) on Top Overlay And Pad U9-5(3500.512mil,2762.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Text "ref" (3615mil,2185mil) on Top Overlay And Pad Free-11(3630mil,2230mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3738.504mil,2939.567mil)(3738.504mil,3077.362mil) on Top Overlay And Pad Free-10(3725mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.617mil < 10mil) Between Track (3738.504mil,3077.362mil)(3801.496mil,3077.362mil) on Top Overlay And Pad Free-10(3725mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.633mil < 10mil) Between Text "C23" (4160mil,2426.929mil) on Top Overlay And Pad Free-10(4130mil,2530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.694mil < 10mil) Between Track (2842.362mil,2391.181mil)(2842.362mil,2883.307mil) on Top Overlay And Pad Free-10(2870mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.875mil < 10mil) Between Track (2842.362mil,2391.181mil)(3334.488mil,2391.181mil) on Top Overlay And Pad Free-10(2870mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.875mil < 10mil) Between Track (2842.362mil,2391.181mil)(3334.488mil,2391.181mil) on Top Overlay And Pad Free-10(2950mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.726mil < 10mil) Between Track (2842.362mil,2391.181mil)(3334.488mil,2391.181mil) on Top Overlay And Pad Free-11(3186.85mil,2416.85mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4008.504mil,2415.433mil)(4071.496mil,2415.433mil) on Top Overlay And Pad Free-11(4000mil,2425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4008.504mil,2277.638mil)(4008.504mil,2415.433mil) on Top Overlay And Pad Free-11(4000mil,2425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Track (2842.362mil,2391.181mil)(3334.488mil,2391.181mil) on Top Overlay And Pad Free-11(3305mil,2415mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.06mil < 10mil) Between Track (2633.504mil,2435.433mil)(2696.496mil,2435.433mil) on Top Overlay And Pad Free-10(2675mil,2460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.997mil < 10mil) Between Track (2696.496mil,2297.638mil)(2696.496mil,2435.433mil) on Top Overlay And Pad Free-10(2720mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.213mil < 10mil) Between Text "1.5V" (2395mil,3395mil) on Top Overlay And Pad Free-12(2440mil,3355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.3mil < 10mil) Between Text "3.3V" (2515mil,3395mil) on Top Overlay And Pad Free-13(2555mil,3355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.268mil < 10mil) Between Track (2611.496mil,3002.638mil)(2611.496mil,3140.433mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.71mil < 10mil) Between Track (2638.504mil,3142.362mil)(2701.496mil,3142.362mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.71mil < 10mil) Between Track (2638.504mil,3004.567mil)(2638.504mil,3142.362mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.296mil < 10mil) Between Text "C31" (2642mil,3170.929mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.296mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.268mil < 10mil) Between Track (2548.504mil,3140.433mil)(2611.496mil,3140.433mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.932mil < 10mil) Between Text "C9" (2552mil,3169mil) on Top Overlay And Pad Free-10(2625mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.728mil < 10mil) Between Track (2696.496mil,2514.567mil)(2696.496mil,2652.362mil) on Top Overlay And Pad Free-10(2718mil,2658mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.728mil < 10mil) Between Track (2633.504mil,2652.362mil)(2696.496mil,2652.362mil) on Top Overlay And Pad Free-10(2718mil,2658mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Text "C13" (2637mil,2681mil) on Top Overlay And Pad Free-10(2718mil,2658mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.997mil < 10mil) Between Track (2696.496mil,2514.567mil)(2696.496mil,2652.362mil) on Top Overlay And Pad Free-10(2723mil,2618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C3" (3288.071mil,3120mil) on Top Overlay And Pad Free-10(3322mil,3160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.61mil < 10mil) Between Text "5534" (3460mil,2935mil) on Top Overlay And Pad Free-10(3560mil,2985mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.61mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.214mil < 10mil) Between Text "GND" (3885mil,3235mil) on Top Overlay And Pad Free-15(3925mil,3195mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3189.567mil,3336.496mil)(3327.362mil,3336.496mil) on Top Overlay And Pad Free-10(3291.929mil,3346.929mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3189.567mil,3363.504mil)(3327.362mil,3363.504mil) on Top Overlay And Pad Free-10(3291.929mil,3346.929mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3838.661mil,2588.347mil)(4018.78mil,2588.347mil) on Top Overlay And Pad Free-11(3930mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3838.661mil,2455.472mil)(4018.78mil,2455.472mil) on Top Overlay And Pad Free-11(3925mil,2450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.844mil < 10mil) Between Track (3639.291mil,2733.071mil)(3639.291mil,2865.945mil) on Top Overlay And Pad Free-11(3630mil,2890mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.111mil < 10mil) Between Track (3459.173mil,2865.945mil)(3639.291mil,2865.945mil) on Top Overlay And Pad Free-11(3630mil,2890mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Pad Free-11(3595mil,2695mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3805.433mil,2733.504mil)(3805.433mil,2796.496mil) on Top Overlay And Pad Free-11(3815mil,2770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3823.504mil,2722.638mil)(3823.504mil,2860.433mil) on Top Overlay And Pad Free-11(3815mil,2770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Text "U9" (3530mil,2890mil) on Top Overlay And Pad Free-16(3605mil,2948.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.297mil < 10mil) Between Text "C42" (3640mil,2965mil) on Top Overlay And Pad Free-16(3605mil,2948.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.078mil < 10mil) Between Text "5534" (3460mil,2935mil) on Top Overlay And Pad Free-16(3605mil,2948.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.078mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.997mil < 10mil) Between Track (2786.496mil,3004.567mil)(2786.496mil,3142.362mil) on Top Overlay And Pad Free-10(2810mil,3106.929mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.997mil]
Rule Violations :247

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.686mil < 10mil) Between Text "U8" (3690mil,2930mil) on Top Overlay And Arc (3685.354mil,2920.512mil) on Top Overlay Silk Text to Silk Clearance [0.686mil]
   Violation between Silk To Silk Clearance Constraint: (8.916mil < 10mil) Between Text "C13" (2637mil,2681mil) on Top Overlay And Track (2633.504mil,2722.638mil)(2633.504mil,2860.433mil) on Top Overlay Silk Text to Silk Clearance [8.916mil]
   Violation between Silk To Silk Clearance Constraint: (6.147mil < 10mil) Between Text "C13" (2637mil,2681mil) on Top Overlay And Track (2633.504mil,2722.638mil)(2696.496mil,2722.638mil) on Top Overlay Silk Text to Silk Clearance [6.147mil]
   Violation between Silk To Silk Clearance Constraint: (6.158mil < 10mil) Between Text "C13" (2637mil,2681mil) on Top Overlay And Track (2696.496mil,2722.638mil)(2696.496mil,2860.433mil) on Top Overlay Silk Text to Silk Clearance [6.158mil]
   Violation between Silk To Silk Clearance Constraint: (6.537mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2495mil,2473.465mil)(2495mil,2687.441mil) on Top Overlay Silk Text to Silk Clearance [6.537mil]
   Violation between Silk To Silk Clearance Constraint: (4.037mil < 10mil) Between Text "U3" (2197.5mil,2432.5mil) on Top Overlay And Track (1995mil,2473.465mil)(2495mil,2473.465mil) on Top Overlay Silk Text to Silk Clearance [4.037mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2040.294mil,2439.706mil) on Top Overlay And Track (1995mil,2473.465mil)(2495mil,2473.465mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.466mil < 10mil) Between Text "R5" (2360mil,2433.071mil) on Top Overlay And Track (1995mil,2473.465mil)(2495mil,2473.465mil) on Top Overlay Silk Text to Silk Clearance [3.466mil]
   Violation between Silk To Silk Clearance Constraint: (6.537mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (1995mil,2473.465mil)(2495mil,2473.465mil) on Top Overlay Silk Text to Silk Clearance [6.537mil]
   Violation between Silk To Silk Clearance Constraint: (8.916mil < 10mil) Between Text "C12" (2547mil,2681mil) on Top Overlay And Track (2543.504mil,2722.638mil)(2543.504mil,2860.433mil) on Top Overlay Silk Text to Silk Clearance [8.916mil]
   Violation between Silk To Silk Clearance Constraint: (6.147mil < 10mil) Between Text "C12" (2547mil,2681mil) on Top Overlay And Track (2543.504mil,2722.638mil)(2606.496mil,2722.638mil) on Top Overlay Silk Text to Silk Clearance [6.147mil]
   Violation between Silk To Silk Clearance Constraint: (6.158mil < 10mil) Between Text "C12" (2547mil,2681mil) on Top Overlay And Track (2606.496mil,2722.638mil)(2606.496mil,2860.433mil) on Top Overlay Silk Text to Silk Clearance [6.158mil]
   Violation between Silk To Silk Clearance Constraint: (6.147mil < 10mil) Between Text "C18" (4277mil,2661mil) on Top Overlay And Track (4268.504mil,2702.638mil)(4331.496mil,2702.638mil) on Top Overlay Silk Text to Silk Clearance [6.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.628mil < 10mil) Between Text "C19" (4192mil,2659mil) on Top Overlay And Track (4268.504mil,2702.638mil)(4331.496mil,2702.638mil) on Top Overlay Silk Text to Silk Clearance [9.628mil]
   Violation between Silk To Silk Clearance Constraint: (7.374mil < 10mil) Between Text "C18" (4277mil,2661mil) on Top Overlay And Track (4331.496mil,2702.638mil)(4331.496mil,2840.433mil) on Top Overlay Silk Text to Silk Clearance [7.374mil]
   Violation between Silk To Silk Clearance Constraint: (9.628mil < 10mil) Between Text "C19" (4192mil,2659mil) on Top Overlay And Track (4268.504mil,2702.638mil)(4268.504mil,2840.433mil) on Top Overlay Silk Text to Silk Clearance [9.628mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "C28" (3551.929mil,3310mil) on Top Overlay And Track (3524.567mil,3296.496mil)(3662.362mil,3296.496mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "C29" (3385mil,3310mil) on Top Overlay And Track (3357.638mil,3296.496mil)(3495.433mil,3296.496mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (8.916mil < 10mil) Between Text "C30" (2727mil,3171mil) on Top Overlay And Track (2723.504mil,3212.638mil)(2723.504mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [8.916mil]
   Violation between Silk To Silk Clearance Constraint: (6.147mil < 10mil) Between Text "C30" (2727mil,3171mil) on Top Overlay And Track (2723.504mil,3212.638mil)(2786.496mil,3212.638mil) on Top Overlay Silk Text to Silk Clearance [6.147mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "C10" (2800mil,3300mil) on Top Overlay And Track (2786.496mil,3212.638mil)(2786.496mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (7.373mil < 10mil) Between Text "C30" (2727mil,3171mil) on Top Overlay And Track (2786.496mil,3212.638mil)(2786.496mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [7.373mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "C11" (2625mil,3245mil) on Top Overlay And Track (2638.504mil,3212.638mil)(2638.504mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (8.973mil < 10mil) Between Text "C31" (2642mil,3170.929mil) on Top Overlay And Track (2638.504mil,3212.638mil)(2638.504mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [8.973mil]
   Violation between Silk To Silk Clearance Constraint: (6.218mil < 10mil) Between Text "C31" (2642mil,3170.929mil) on Top Overlay And Track (2638.504mil,3212.638mil)(2701.496mil,3212.638mil) on Top Overlay Silk Text to Silk Clearance [6.218mil]
   Violation between Silk To Silk Clearance Constraint: (7.438mil < 10mil) Between Text "C31" (2642mil,3170.929mil) on Top Overlay And Track (2701.496mil,3212.638mil)(2701.496mil,3350.433mil) on Top Overlay Silk Text to Silk Clearance [7.438mil]
   Violation between Silk To Silk Clearance Constraint: (8.014mil < 10mil) Between Text "C16" (4225mil,2225mil) on Top Overlay And Track (4204.567mil,2268.504mil)(4342.362mil,2268.504mil) on Top Overlay Silk Text to Silk Clearance [8.014mil]
   Violation between Silk To Silk Clearance Constraint: (8.148mil < 10mil) Between Text "C19" (4192mil,2659mil) on Top Overlay And Track (4188.504mil,2702.638mil)(4251.496mil,2702.638mil) on Top Overlay Silk Text to Silk Clearance [8.148mil]
   Violation between Silk To Silk Clearance Constraint: (8.156mil < 10mil) Between Text "C19" (4192mil,2659mil) on Top Overlay And Track (4251.496mil,2702.638mil)(4251.496mil,2840.433mil) on Top Overlay Silk Text to Silk Clearance [8.156mil]
   Violation between Silk To Silk Clearance Constraint: (9.077mil < 10mil) Between Text "C34" (3795mil,2240mil) on Top Overlay And Track (3798.504mil,2284.567mil)(3861.496mil,2284.567mil) on Top Overlay Silk Text to Silk Clearance [9.077mil]
   Violation between Silk To Silk Clearance Constraint: (9.153mil < 10mil) Between Text "C34" (3795mil,2240mil) on Top Overlay And Track (3798.504mil,2284.567mil)(3798.504mil,2422.362mil) on Top Overlay Silk Text to Silk Clearance [9.153mil]
   Violation between Silk To Silk Clearance Constraint: (3.014mil < 10mil) Between Text "C22" (4110mil,2300mil) on Top Overlay And Track (4071.496mil,2277.638mil)(4071.496mil,2415.433mil) on Top Overlay Silk Text to Silk Clearance [3.014mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "C35" (3995mil,2300mil) on Top Overlay And Track (4008.504mil,2277.638mil)(4008.504mil,2415.433mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (6.075mil < 10mil) Between Text "C1" (3140mil,3330mil) on Top Overlay And Track (3189.567mil,3336.496mil)(3327.362mil,3336.496mil) on Top Overlay Silk Text to Silk Clearance [6.075mil]
   Violation between Silk To Silk Clearance Constraint: (4.08mil < 10mil) Between Text "C1" (3140mil,3330mil) on Top Overlay And Track (3189.567mil,3273.504mil)(3189.567mil,3336.496mil) on Top Overlay Silk Text to Silk Clearance [4.08mil]
   Violation between Silk To Silk Clearance Constraint: (7.673mil < 10mil) Between Text "C25" (2277mil,3059.071mil) on Top Overlay And Track (2368.504mil,3095.433mil)(2431.496mil,3095.433mil) on Top Overlay Silk Text to Silk Clearance [7.673mil]
   Violation between Silk To Silk Clearance Constraint: (6.03mil < 10mil) Between Text "C25" (2277mil,3059.071mil) on Top Overlay And Track (2368.504mil,2957.638mil)(2368.504mil,3095.433mil) on Top Overlay Silk Text to Silk Clearance [6.03mil]
   Violation between Silk To Silk Clearance Constraint: (7.628mil < 10mil) Between Text "P2" (2385mil,2240mil) on Top Overlay And Track (2433.504mil,2282.638mil)(2496.496mil,2282.638mil) on Top Overlay Silk Text to Silk Clearance [7.628mil]
   Violation between Silk To Silk Clearance Constraint: (4.067mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2496.496mil,2282.638mil)(2496.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [4.067mil]
   Violation between Silk To Silk Clearance Constraint: (4.067mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2433.504mil,2420.433mil)(2496.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [4.067mil]
   Violation between Silk To Silk Clearance Constraint: (4.067mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2433.504mil,2282.638mil)(2433.504mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [4.067mil]
   Violation between Silk To Silk Clearance Constraint: (7.628mil < 10mil) Between Text "P2" (2385mil,2240mil) on Top Overlay And Track (2433.504mil,2282.638mil)(2433.504mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [7.628mil]
   Violation between Silk To Silk Clearance Constraint: (9.067mil < 10mil) Between Text "C23" (4160mil,2426.929mil) on Top Overlay And Track (4118.504mil,2412.362mil)(4181.496mil,2412.362mil) on Top Overlay Silk Text to Silk Clearance [9.067mil]
   Violation between Silk To Silk Clearance Constraint: (3.004mil < 10mil) Between Text "C22" (4110mil,2300mil) on Top Overlay And Track (4118.504mil,2274.567mil)(4118.504mil,2412.362mil) on Top Overlay Silk Text to Silk Clearance [3.004mil]
   Violation between Silk To Silk Clearance Constraint: (9.496mil < 10mil) Between Text "C1" (3140mil,3330mil) on Top Overlay And Track (3189.567mil,3363.504mil)(3189.567mil,3426.496mil) on Top Overlay Silk Text to Silk Clearance [9.496mil]
   Violation between Silk To Silk Clearance Constraint: (9.496mil < 10mil) Between Text "C1" (3140mil,3330mil) on Top Overlay And Track (3189.567mil,3363.504mil)(3327.362mil,3363.504mil) on Top Overlay Silk Text to Silk Clearance [9.496mil]
   Violation between Silk To Silk Clearance Constraint: (7.138mil < 10mil) Between Text "R4" (3340mil,3375mil) on Top Overlay And Track (3327.362mil,3363.504mil)(3327.362mil,3426.496mil) on Top Overlay Silk Text to Silk Clearance [7.138mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "GND" (2120mil,2190mil) on Top Overlay And Track (2010mil,2175mil)(4210mil,2175mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "GND" (2020mil,2190mil) on Top Overlay And Track (2010mil,2175mil)(4210mil,2175mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "VCC" (2315mil,2190mil) on Top Overlay And Track (2010mil,2175mil)(4210mil,2175mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (3.063mil < 10mil) Between Text "ref" (3615mil,2185mil) on Top Overlay And Track (2010mil,2175mil)(4210mil,2175mil) on Top Overlay Silk Text to Silk Clearance [3.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "VCC" (2220mil,2190mil) on Top Overlay And Track (2010mil,2175mil)(4210mil,2175mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.147mil < 10mil) Between Text "P2" (2385mil,2240mil) on Top Overlay And Track (2353.504mil,2282.638mil)(2416.496mil,2282.638mil) on Top Overlay Silk Text to Silk Clearance [7.147mil]
   Violation between Silk To Silk Clearance Constraint: (7.3mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2416.496mil,2282.638mil)(2416.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [7.3mil]
   Violation between Silk To Silk Clearance Constraint: (7.621mil < 10mil) Between Text "P2" (2385mil,2240mil) on Top Overlay And Track (2416.496mil,2282.638mil)(2416.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [7.621mil]
   Violation between Silk To Silk Clearance Constraint: (7.138mil < 10mil) Between Text "R5" (2360mil,2433.071mil) on Top Overlay And Track (2353.504mil,2420.433mil)(2416.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [7.138mil]
   Violation between Silk To Silk Clearance Constraint: (7.3mil < 10mil) Between Text "LED1" (2425mil,2430mil) on Top Overlay And Track (2353.504mil,2420.433mil)(2416.496mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [7.3mil]
   Violation between Silk To Silk Clearance Constraint: (8.71mil < 10mil) Between Text "R5" (2360mil,2433.071mil) on Top Overlay And Track (2353.504mil,2282.638mil)(2353.504mil,2420.433mil) on Top Overlay Silk Text to Silk Clearance [8.71mil]
   Violation between Silk To Silk Clearance Constraint: (7.147mil < 10mil) Between Text "C15" (2615mil,2255mil) on Top Overlay And Track (2633.504mil,2297.638mil)(2696.496mil,2297.638mil) on Top Overlay Silk Text to Silk Clearance [7.147mil]
   Violation between Silk To Silk Clearance Constraint: (8.729mil < 10mil) Between Text "C15" (2615mil,2255mil) on Top Overlay And Track (2696.496mil,2297.638mil)(2696.496mil,2435.433mil) on Top Overlay Silk Text to Silk Clearance [8.729mil]
   Violation between Silk To Silk Clearance Constraint: (7.625mil < 10mil) Between Text "C15" (2615mil,2255mil) on Top Overlay And Track (2633.504mil,2297.638mil)(2633.504mil,2435.433mil) on Top Overlay Silk Text to Silk Clearance [7.625mil]
   Violation between Silk To Silk Clearance Constraint: (7.147mil < 10mil) Between Text "C14" (2520mil,2255mil) on Top Overlay And Track (2543.504mil,2297.638mil)(2606.496mil,2297.638mil) on Top Overlay Silk Text to Silk Clearance [7.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.743mil < 10mil) Between Text "C14" (2520mil,2255mil) on Top Overlay And Track (2543.504mil,2297.638mil)(2543.504mil,2435.433mil) on Top Overlay Silk Text to Silk Clearance [9.743mil]
   Violation between Silk To Silk Clearance Constraint: (7.494mil < 10mil) Between Text "U2" (2040.294mil,2439.706mil) on Top Overlay And Track (1997.638mil,2425.276mil)(2127.559mil,2425.276mil) on Top Overlay Silk Text to Silk Clearance [7.494mil]
   Violation between Silk To Silk Clearance Constraint: (7.325mil < 10mil) Between Text "GND" (2120mil,2190mil) on Top Overlay And Track (2162.441mil,2234.252mil)(2292.362mil,2234.252mil) on Top Overlay Silk Text to Silk Clearance [7.325mil]
   Violation between Silk To Silk Clearance Constraint: (7.325mil < 10mil) Between Text "VCC" (2220mil,2190mil) on Top Overlay And Track (2162.441mil,2234.252mil)(2292.362mil,2234.252mil) on Top Overlay Silk Text to Silk Clearance [7.325mil]
   Violation between Silk To Silk Clearance Constraint: (7.325mil < 10mil) Between Text "VCC" (2220mil,2190mil) on Top Overlay And Track (2292.362mil,2234.252mil)(2292.362mil,2420.276mil) on Top Overlay Silk Text to Silk Clearance [7.325mil]
   Violation between Silk To Silk Clearance Constraint: (5.287mil < 10mil) Between Text "U3" (2197.5mil,2432.5mil) on Top Overlay And Track (2162.441mil,2420.276mil)(2292.362mil,2420.276mil) on Top Overlay Silk Text to Silk Clearance [5.287mil]
   Violation between Silk To Silk Clearance Constraint: (9.197mil < 10mil) Between Text "GND" (2120mil,2190mil) on Top Overlay And Track (2162.441mil,2234.252mil)(2162.441mil,2420.276mil) on Top Overlay Silk Text to Silk Clearance [9.197mil]
   Violation between Silk To Silk Clearance Constraint: (9.949mil < 10mil) Between Text "R6" (4078.071mil,2920mil) on Top Overlay And Track (4143.504mil,2942.638mil)(4143.504mil,3080.433mil) on Top Overlay Silk Text to Silk Clearance [9.949mil]
   Violation between Silk To Silk Clearance Constraint: (8.71mil < 10mil) Between Text "R7" (3875mil,3090mil) on Top Overlay And Track (3881.496mil,2939.567mil)(3881.496mil,3077.362mil) on Top Overlay Silk Text to Silk Clearance [8.71mil]
   Violation between Silk To Silk Clearance Constraint: (7.138mil < 10mil) Between Text "R7" (3875mil,3090mil) on Top Overlay And Track (3818.504mil,3077.362mil)(3881.496mil,3077.362mil) on Top Overlay Silk Text to Silk Clearance [7.138mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U8" (3690mil,2930mil) on Top Overlay And Track (3738.504mil,2939.567mil)(3801.496mil,2939.567mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U8" (3690mil,2930mil) on Top Overlay And Track (3738.504mil,2939.567mil)(3738.504mil,3077.362mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.758mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3667.638mil,2733.504mil)(3667.638mil,2796.496mil) on Top Overlay Silk Text to Silk Clearance [9.758mil]
   Violation between Silk To Silk Clearance Constraint: (9.758mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3667.638mil,2733.504mil)(3805.433mil,2733.504mil) on Top Overlay Silk Text to Silk Clearance [9.758mil]
   Violation between Silk To Silk Clearance Constraint: (2.164mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3667.638mil,2653.504mil)(3667.638mil,2716.496mil) on Top Overlay Silk Text to Silk Clearance [2.164mil]
   Violation between Silk To Silk Clearance Constraint: (4.067mil < 10mil) Between Text "C45" (3815mil,2670mil) on Top Overlay And Track (3805.433mil,2653.504mil)(3805.433mil,2716.496mil) on Top Overlay Silk Text to Silk Clearance [4.067mil]
   Violation between Silk To Silk Clearance Constraint: (4.55mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3667.638mil,2716.496mil)(3805.433mil,2716.496mil) on Top Overlay Silk Text to Silk Clearance [4.55mil]
   Violation between Silk To Silk Clearance Constraint: (5.164mil < 10mil) Between Text "C37" (3827mil,2889mil) on Top Overlay And Track (3917.638mil,2903.504mil)(3917.638mil,2966.496mil) on Top Overlay Silk Text to Silk Clearance [5.164mil]
   Violation between Silk To Silk Clearance Constraint: (9.457mil < 10mil) Between Text "C37" (3827mil,2889mil) on Top Overlay And Track (3917.638mil,2903.504mil)(4055.433mil,2903.504mil) on Top Overlay Silk Text to Silk Clearance [9.457mil]
   Violation between Silk To Silk Clearance Constraint: (9.093mil < 10mil) Between Text "C40" (3575mil,2500mil) on Top Overlay And Track (3669.567mil,2483.504mil)(3669.567mil,2546.496mil) on Top Overlay Silk Text to Silk Clearance [9.093mil]
   Violation between Silk To Silk Clearance Constraint: (3.119mil < 10mil) Between Text "U5" (2929.961mil,3078.858mil) on Top Overlay And Track (2990mil,3063.858mil)(2990mil,3118.858mil) on Top Overlay Silk Text to Silk Clearance [3.119mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "U5" (2929.961mil,3078.858mil) on Top Overlay And Track (2990mil,3118.858mil)(3070mil,3118.858mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3639.291mil,2733.071mil)(3639.291mil,2865.945mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (1.143mil < 10mil) Between Text "C44" (3580mil,2695mil) on Top Overlay And Track (3459.173mil,2733.071mil)(3639.291mil,2733.071mil) on Top Overlay Silk Text to Silk Clearance [1.143mil]
   Violation between Silk To Silk Clearance Constraint: (3.089mil < 10mil) Between Text "C45" (3815mil,2670mil) on Top Overlay And Track (3905mil,2637.677mil)(3905mil,2792.677mil) on Top Overlay Silk Text to Silk Clearance [3.089mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "U7" (4040mil,2765mil) on Top Overlay And Track (4025mil,2637.677mil)(4025mil,2792.677mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "U7" (4040mil,2765mil) on Top Overlay And Track (3905mil,2792.677mil)(4025mil,2792.677mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "C13" (2637mil,2681mil) on Top Overlay And Text "C12" (2547mil,2681mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (4.024mil < 10mil) Between Text "C19" (4192mil,2659mil) on Top Overlay And Text "C18" (4277mil,2661mil) on Top Overlay Silk Text to Silk Clearance [4.024mil]
   Violation between Silk To Silk Clearance Constraint: (9.855mil < 10mil) Between Text "C31" (2642mil,3170.929mil) on Top Overlay And Text "C30" (2727mil,3171mil) on Top Overlay Silk Text to Silk Clearance [9.855mil]
   Violation between Silk To Silk Clearance Constraint: (4.026mil < 10mil) Between Text "C33" (2637mil,2889mil) on Top Overlay And Text "C32" (2547mil,2889mil) on Top Overlay Silk Text to Silk Clearance [4.026mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "83" (3830mil,2195mil) on Top Overlay And Text "C34" (3795mil,2240mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.016mil < 10mil) Between Text "R5" (2360mil,2433.071mil) on Top Overlay And Text "LED1" (2425mil,2430mil) on Top Overlay Silk Text to Silk Clearance [9.016mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "D0" (2435mil,2195mil) on Top Overlay And Text "P2" (2385mil,2240mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U8" (3690mil,2930mil) on Top Overlay And Text "C42" (3640mil,2965mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "5534" (3460mil,2935mil) on Top Overlay And Text "U9" (3530mil,2890mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.026mil < 10mil) Between Text "VCC" (2315mil,2190mil) on Top Overlay And Text "VCC" (2220mil,2190mil) on Top Overlay Silk Text to Silk Clearance [9.026mil]
Rule Violations :99

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 400
Waived Violations : 0
Time Elapsed        : 00:00:04