# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do pll_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying c:/intelfpga_lite/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yangz/Desktop/SystemVerilog/pll {C:/Users/yangz/Desktop/SystemVerilog/pll/pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:50:34 on Mar 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yangz/Desktop/SystemVerilog/pll" C:/Users/yangz/Desktop/SystemVerilog/pll/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:50:34 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/yangz/Desktop/SystemVerilog/pll/ipcore_dir {C:/Users/yangz/Desktop/SystemVerilog/pll/ipcore_dir/pll_ip.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:50:34 on Mar 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yangz/Desktop/SystemVerilog/pll/ipcore_dir" C:/Users/yangz/Desktop/SystemVerilog/pll/ipcore_dir/pll_ip.v 
# -- Compiling module pll_ip
# 
# Top level modules:
# 	pll_ip
# End time: 18:50:34 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/yangz/Desktop/SystemVerilog/pll/db {C:/Users/yangz/Desktop/SystemVerilog/pll/db/pll_ip_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:50:34 on Mar 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yangz/Desktop/SystemVerilog/pll/db" C:/Users/yangz/Desktop/SystemVerilog/pll/db/pll_ip_altpll.v 
# -- Compiling module pll_ip_altpll
# 
# Top level modules:
# 	pll_ip_altpll
# End time: 18:50:34 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yangz/Desktop/SystemVerilog/pll {C:/Users/yangz/Desktop/SystemVerilog/pll/tb_pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:50:34 on Mar 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yangz/Desktop/SystemVerilog/pll" C:/Users/yangz/Desktop/SystemVerilog/pll/tb_pll.v 
# -- Compiling module tb_pll
# 
# Top level modules:
# 	tb_pll
# End time: 18:50:34 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_pll
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_pll 
# Start time: 18:50:34 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_pll(fast)
# Loading work.pll(fast)
# Loading work.pll_ip(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: tb_pll.pll_inst.pll_ip_inst.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 18:51:53 on Mar 28,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 1
