<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>
time_elapsed: 0.004s
ram usage: 9684 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):0-346,
                        lifetime: Static,
                        name: addbit(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):7-13,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):16-17,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):14-16,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):16-17,
                                    name: a(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):40-41,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):23-40,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):40-41,
                                    name: b(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):65-67,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):47-65,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):65-67,
                                    name: ci(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):89-92,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):72-89,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):89-92,
                                    name: sum(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):112-114,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):96-112,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):112-114,
                                    name: co(13),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):160-168,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):160-166,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):166-167,
                                            name: a(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):166-167,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):169-177,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):169-175,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):175-176,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):175-176,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):178-187,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):178-184,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):184-186,
                                            name: ci(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):184-186,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):208-219,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):208-215,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):215-218,
                                            name: sum(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):215-218,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):220-230,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):220-227,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):227-229,
                                            name: co(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):227-229,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):249-257,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):249-255,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):255-256,
                                            name: a(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):255-256,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):258-266,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):258-264,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):264-265,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):264-265,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):267-276,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):267-273,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):273-275,
                                            name: ci(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):273-275,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):277-287,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):277-283,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):283-286,
                                            name: sum(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):283-286,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):288-297,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):288-294,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):294-296,
                                            name: co(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):294-296,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ContAssign(
                                ContAssign {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):317-346,
                                    strength: None,
                                    delay: None,
                                    delay_control: None,
                                    assignments: [
                                        (
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):324-332,
                                                data: ConcatExpr {
                                                    repeat: None,
                                                    exprs: [
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):325-327,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):325-327,
                                                                    name: co(13),
                                                                },
                                                            ),
                                                        },
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):328-331,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):328-331,
                                                                    name: sum(11),
                                                                },
                                                            ),
                                                        },
                                                    ],
                                                },
                                            },
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):335-345,
                                                data: BinaryExpr {
                                                    op: Add,
                                                    lhs: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):335-340,
                                                        data: BinaryExpr {
                                                            op: Add,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):335-336,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):335-336,
                                                                        name: a(5),
                                                                    },
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):339-340,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):339-340,
                                                                        name: b(7),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    },
                                                    rhs: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):343-345,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>&#34;):343-345,
                                                                name: ci(9),
                                                            },
                                                        ),
                                                    },
                                                },
                                            },
                                        ),
                                    ],
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>