// Seed: 1443079203
module module_0 #(
    parameter id_1 = 32'd10
) (
    _id_1[-1 : 1^id_1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout tri0 id_6;
  assign module_1._id_7 = 0;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] _id_1;
  logic id_9;
  assign id_6 = id_7 - -1'h0;
endmodule
module module_1 #(
    parameter id_15 = 32'd69,
    parameter id_18 = 32'd7,
    parameter id_19 = 32'd59,
    parameter id_3  = 32'd27,
    parameter id_4  = 32'd95,
    parameter id_5  = 32'd1,
    parameter id_7  = 32'd13,
    parameter id_8  = 32'd67
) (
    input tri id_0,
    output tri1 id_1,
    input wire id_2,
    input uwire _id_3,
    input supply1 _id_4,
    input supply1 _id_5[id_4 : 1  -  id_7],
    output wire id_6,
    input uwire _id_7,
    input tri0 _id_8,
    input supply0 id_9,
    input tri0 id_10
);
  tri   id_12;
  logic id_13;
  ;
  logic id_14 = -1;
  parameter id_15[1 : id_3  ?  id_3 : id_8] = 1 ^ -1;
  wire [id_3 : id_5] id_16, id_17;
  _id_18(
      -1, id_9, id_2, -1
  );
  wire _id_19, id_20, id_21;
  parameter id_22 = (-1'h0);
  struct packed {
    logic [(  id_19  ||  (  id_18  )  ) : 1] id_23;
    logic id_24;
    struct packed {logic id_25;} id_26 = id_22[id_15&id_4 : id_8];
    logic id_27;
    id_28 id_29;
  } id_30;
  ;
  module_0 modCall_1 (
      id_15,
      id_12,
      id_21,
      id_29,
      id_12,
      id_13,
      id_14,
      id_21
  );
  assign id_19 = id_12;
  assign id_12 = -1;
endmodule
