// Seed: 3767110585
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wor   id_5,
    output tri0  id_6,
    output wand  id_7,
    input  wire  id_8,
    input  uwire id_9,
    output tri1  id_10,
    input  tri   id_11
);
  assign id_10 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output logic id_5,
    input uwire id_6,
    input wand id_7,
    output tri id_8
);
  always @(id_7) id_5 <= id_0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_0,
      id_6,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_8,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
