{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717621409740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717621409741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 18:03:29 2024 " "Processing started: Wed Jun  5 18:03:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717621409741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621409741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621409741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717621409913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717621409913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MSG_X msg_x game_over.v(13) " "Verilog HDL Declaration information at game_over.v(13): object \"MSG_X\" differs only in case from object \"msg_x\" in the same scope" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717621414180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MSG_Y msg_y game_over.v(14) " "Verilog HDL Declaration information at game_over.v(14): object \"MSG_Y\" differs only in case from object \"msg_y\" in the same scope" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717621414180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over " "Found entity 1: game_over" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_block " "Found entity 1: timer_block" {  } { { "../timer_block.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ball " "Found entity 1: timer_ball" {  } { { "../timer_ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "../bar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621414201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center ball.v(55) " "Verilog HDL Implicit Net warning at ball.v(55): created implicit net for \"hit_center\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left ball.v(56) " "Verilog HDL Implicit Net warning at ball.v(56): created implicit net for \"hit_left\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right ball.v(57) " "Verilog HDL Implicit Net warning at ball.v(57): created implicit net for \"hit_right\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_d top.v(133) " "Verilog HDL Implicit Net warning at top.v(133): created implicit net for \"hit_block_d\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_u top.v(134) " "Verilog HDL Implicit Net warning at top.v(134): created implicit net for \"hit_block_u\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_r top.v(135) " "Verilog HDL Implicit Net warning at top.v(135): created implicit net for \"hit_block_r\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_l top.v(136) " "Verilog HDL Implicit Net warning at top.v(136): created implicit net for \"hit_block_l\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "endgame_vidas top.v(140) " "Verilog HDL Implicit Net warning at top.v(140): created implicit net for \"endgame_vidas\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block11 top.v(440) " "Verilog HDL Implicit Net warning at top.v(440): created implicit net for \"hit_block11\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 440 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block12 top.v(461) " "Verilog HDL Implicit Net warning at top.v(461): created implicit net for \"hit_block12\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 461 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block13 top.v(482) " "Verilog HDL Implicit Net warning at top.v(482): created implicit net for \"hit_block13\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 482 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block14 top.v(503) " "Verilog HDL Implicit Net warning at top.v(503): created implicit net for \"hit_block14\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 503 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block15 top.v(524) " "Verilog HDL Implicit Net warning at top.v(524): created implicit net for \"hit_block15\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 524 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717621414229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(110) " "Verilog HDL assignment warning at top.v(110): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414230 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(111) " "Verilog HDL assignment warning at top.v(111): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414230 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(112) " "Verilog HDL assignment warning at top.v(112): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414230 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(113) " "Verilog HDL assignment warning at top.v(113): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414230 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(114) " "Verilog HDL assignment warning at top.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(115) " "Verilog HDL assignment warning at top.v(115): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(116) " "Verilog HDL assignment warning at top.v(116): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(117) " "Verilog HDL assignment warning at top.v(117): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(118) " "Verilog HDL assignment warning at top.v(118): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(119) " "Verilog HDL assignment warning at top.v(119): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(120) " "Verilog HDL assignment warning at top.v(120): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414231 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(654) " "Verilog HDL assignment warning at top.v(654): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414235 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(655) " "Verilog HDL assignment warning at top.v(655): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414235 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(656) " "Verilog HDL assignment warning at top.v(656): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414235 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over game_over:go " "Elaborating entity \"game_over\" for hierarchy \"game_over:go\"" {  } { { "../top.v" "go" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_over.v(41) " "Verilog HDL assignment warning at game_over.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414252 "|top|game_over:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_over.v(42) " "Verilog HDL assignment warning at game_over.v(42): truncated value with size 32 to match size of target (10)" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414252 "|top|game_over:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 game_over.v(19) " "Net \"font_rom.waddr_a\" at game_over.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717621414252 "|top|game_over:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 game_over.v(19) " "Net \"font_rom.data_a\" at game_over.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717621414252 "|top|game_over:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 game_over.v(19) " "Net \"font_rom.we_a\" at game_over.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717621414252 "|top|game_over:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:p " "Elaborating entity \"placar\" for hierarchy \"placar:p\"" {  } { { "../top.v" "p" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(79) " "Verilog HDL assignment warning at placar.v(79): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414253 "|top|placar:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(92) " "Verilog HDL assignment warning at placar.v(92): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414253 "|top|placar:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd placar:p\|bcd:b1 " "Elaborating entity \"bcd\" for hierarchy \"placar:p\|bcd:b1\"" {  } { { "../placar.v" "b1" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cb7s placar:p\|cb7s:c0_vidas " "Elaborating entity \"cb7s\" for hierarchy \"placar:p\|cb7s:c0_vidas\"" {  } { { "../placar.v" "c0_vidas" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button placar:p\|button:b " "Elaborating entity \"button\" for hierarchy \"placar:p\|button:b\"" {  } { { "../placar.v" "b" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "../top.v" "v" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414258 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414258 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(49) " "Verilog HDL assignment warning at vga.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414258 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(50) " "Verilog HDL assignment warning at vga.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414258 "|top|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar bar:bar " "Elaborating entity \"bar\" for hierarchy \"bar:bar\"" {  } { { "../top.v" "bar" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414258 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bar.v(41) " "Verilog HDL Case Statement information at bar.v(41): all case item expressions in this case statement are onehot" {  } { { "../bar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717621414259 "|top|bar:bar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bar.v(51) " "Verilog HDL assignment warning at bar.v(51): truncated value with size 32 to match size of target (10)" {  } { { "../bar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414259 "|top|bar:bar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bar.v(66) " "Verilog HDL assignment warning at bar.v(66): truncated value with size 32 to match size of target (10)" {  } { { "../bar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414259 "|top|bar:bar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ball bar:bar\|timer_ball:t " "Elaborating entity \"timer_ball\" for hierarchy \"bar:bar\|timer_ball:t\"" {  } { { "../bar.v" "t" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 timer_ball.v(20) " "Verilog HDL assignment warning at timer_ball.v(20): truncated value with size 32 to match size of target (31)" {  } { { "../timer_ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414261 "|top|bar:bar|timer_ball:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball " "Elaborating entity \"ball\" for hierarchy \"ball:ball\"" {  } { { "../top.v" "ball" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_center ball.v(55) " "Verilog HDL or VHDL warning at ball.v(55): object \"hit_center\" assigned a value but never read" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717621414262 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(97) " "Verilog HDL assignment warning at ball.v(97): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414262 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(101) " "Verilog HDL assignment warning at ball.v(101): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414262 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(105) " "Verilog HDL assignment warning at ball.v(105): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414262 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(109) " "Verilog HDL assignment warning at ball.v(109): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414262 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(113) " "Verilog HDL assignment warning at ball.v(113): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(115) " "Verilog HDL assignment warning at ball.v(115): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(116) " "Verilog HDL assignment warning at ball.v(116): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(119) " "Verilog HDL assignment warning at ball.v(119): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(120) " "Verilog HDL assignment warning at ball.v(120): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(130) " "Verilog HDL assignment warning at ball.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(134) " "Verilog HDL assignment warning at ball.v(134): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(138) " "Verilog HDL assignment warning at ball.v(138): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(142) " "Verilog HDL assignment warning at ball.v(142): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 "|top|ball:ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco bloco:b1 " "Elaborating entity \"bloco\" for hierarchy \"bloco:b1\"" {  } { { "../top.v" "b1" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bloco.v(52) " "Verilog HDL assignment warning at bloco.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414264 "|top|bloco:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloco.v(86) " "Verilog HDL assignment warning at bloco.v(86): truncated value with size 32 to match size of target (10)" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414264 "|top|bloco:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_block bloco:b1\|timer_block:t " "Elaborating entity \"timer_block\" for hierarchy \"bloco:b1\|timer_block:t\"" {  } { { "../bloco.v" "t" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621414265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 timer_block.v(20) " "Verilog HDL assignment warning at timer_block.v(20): truncated value with size 32 to match size of target (31)" {  } { { "../timer_block.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717621414266 "|top|bloco:b1|timer_block:t"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "game_over:go\|font_rom " "RAM logic \"game_over:go\|font_rom\" is uninferred due to asynchronous read logic" {  } { { "../game_over.v" "font_rom" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717621414712 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717621414712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717621415414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717621416711 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717621416711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717621416795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717621418662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/Quartus/output_files/projeto-final.map.smsg " "Generated suppressed messages file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/Quartus/output_files/projeto-final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621418702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717621418962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621418962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621419117 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717621419117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3109 " "Implemented 3109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717621419123 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717621419123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3033 " "Implemented 3033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717621419123 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717621419123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717621419123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1335 " "Peak virtual memory: 1335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717621419161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 18:03:39 2024 " "Processing ended: Wed Jun  5 18:03:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717621419161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717621419161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717621419161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621419161 ""}
