<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › mm › cache-sh7705.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-sh7705.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/mm/cache-sh7705.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999, 2000  Niibe Yutaka</span>
<span class="cm"> * Copyright (C) 2004  Alex Song</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/mman.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/pgalloc.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The 32KB cache on the SH7705 suffers from the same synonym problem</span>
<span class="cm"> * as SH4 CPUs</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cache_wback_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ways</span><span class="p">,</span> <span class="n">waysize</span><span class="p">,</span> <span class="n">addrstart</span><span class="p">;</span>

	<span class="n">ways</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">waysize</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span><span class="p">;</span>
	<span class="n">waysize</span> <span class="o">&lt;&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span><span class="p">;</span>

	<span class="n">addrstart</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addrstart</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">addrstart</span> <span class="o">+</span> <span class="n">waysize</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">v</span> <span class="o">=</span> <span class="n">SH_CACHE_UPDATED</span> <span class="o">|</span> <span class="n">SH_CACHE_VALID</span><span class="p">;</span>

			<span class="n">data</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">v</span><span class="p">)</span> <span class="o">==</span> <span class="n">v</span><span class="p">)</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">v</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

		<span class="p">}</span>

		<span class="n">addrstart</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">ways</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back the range of D-cache, and purge the I-cache.</span>
<span class="cm"> *</span>
<span class="cm"> * Called from kernel/module.c:sys_init_module and routine for a.out format.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7705_flush_icache_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flusher_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr1</span><span class="p">;</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr2</span><span class="p">;</span>

	<span class="n">__flush_wback_region</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Writeback&amp;Invalidate the D-cache of the page</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_dcache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ways</span><span class="p">,</span> <span class="n">waysize</span><span class="p">,</span> <span class="n">addrstart</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">phys</span> <span class="o">|=</span> <span class="n">SH_CACHE_VALID</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Here, phys is the physical address of the page. We check all the</span>
<span class="cm">	 * tags in the cache for those with the same page number as this page</span>
<span class="cm">	 * (by masking off the lowest 2 bits of the 19-bit tag; these bits are</span>
<span class="cm">	 * derived from the offset within in the 4k page). Matching valid</span>
<span class="cm">	 * entries are invalidated.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Since 2 bits of the cache index are derived from the virtual page</span>
<span class="cm">	 * number, knowing this would reduce the number of cache entries to be</span>
<span class="cm">	 * searched by a factor of 4. However this function exists to deal with</span>
<span class="cm">	 * potential cache aliasing, therefore the optimisation is probably not</span>
<span class="cm">	 * possible.</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>

	<span class="n">ways</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">waysize</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span><span class="p">;</span>
	<span class="n">waysize</span> <span class="o">&lt;&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span><span class="p">;</span>

	<span class="n">addrstart</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addrstart</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">addrstart</span> <span class="o">+</span> <span class="n">waysize</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

			<span class="n">data</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1ffffC00</span> <span class="o">|</span> <span class="n">SH_CACHE_VALID</span><span class="p">);</span>
		        <span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="n">phys</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SH_CACHE_VALID</span> <span class="o">|</span> <span class="n">SH_CACHE_UPDATED</span><span class="p">);</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">addrstart</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">ways</span><span class="p">);</span>

	<span class="n">back_to_cached</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back &amp; invalidate the D-cache of the page.</span>
<span class="cm"> * (To avoid &quot;alias&quot; issues)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7705_flush_dcache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">address_space</span> <span class="o">*</span><span class="n">mapping</span> <span class="o">=</span> <span class="n">page_mapping</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mapping</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mapping_mapped</span><span class="p">(</span><span class="n">mapping</span><span class="p">))</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">PG_dcache_clean</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__flush_dcache_page</span><span class="p">(</span><span class="n">__pa</span><span class="p">(</span><span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7705_flush_cache_all</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>

	<span class="n">cache_wback_all</span><span class="p">();</span>
	<span class="n">back_to_cached</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back and invalidate I/D-caches for the page.</span>
<span class="cm"> *</span>
<span class="cm"> * ADDRESS: Virtual Address (U0 address)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7705_flush_cache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flusher_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr2</span><span class="p">;</span>

	<span class="n">__flush_dcache_page</span><span class="p">(</span><span class="n">pfn</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called when a page-cache page is about to be mapped into a</span>
<span class="cm"> * user process&#39; address space.  It offers an opportunity for a</span>
<span class="cm"> * port to ensure d-cache/i-cache coherency if necessary.</span>
<span class="cm"> *</span>
<span class="cm"> * Not entirely sure why this is necessary on SH3 with 32K cache but</span>
<span class="cm"> * without it we get occasional &quot;Memory fault&quot; when loading a program.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7705_flush_icache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__flush_purge_region</span><span class="p">(</span><span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">),</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7705_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">local_flush_icache_range</span>	<span class="o">=</span> <span class="n">sh7705_flush_icache_range</span><span class="p">;</span>
	<span class="n">local_flush_dcache_page</span>		<span class="o">=</span> <span class="n">sh7705_flush_dcache_page</span><span class="p">;</span>
	<span class="n">local_flush_cache_all</span>		<span class="o">=</span> <span class="n">sh7705_flush_cache_all</span><span class="p">;</span>
	<span class="n">local_flush_cache_mm</span>		<span class="o">=</span> <span class="n">sh7705_flush_cache_all</span><span class="p">;</span>
	<span class="n">local_flush_cache_dup_mm</span>	<span class="o">=</span> <span class="n">sh7705_flush_cache_all</span><span class="p">;</span>
	<span class="n">local_flush_cache_range</span>		<span class="o">=</span> <span class="n">sh7705_flush_cache_all</span><span class="p">;</span>
	<span class="n">local_flush_cache_page</span>		<span class="o">=</span> <span class="n">sh7705_flush_cache_page</span><span class="p">;</span>
	<span class="n">local_flush_icache_page</span>		<span class="o">=</span> <span class="n">sh7705_flush_icache_page</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
