
---------- Begin Simulation Statistics ----------
final_tick                                 2570867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882352                       # Number of bytes of host memory used
host_op_rate                                   138242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.85                       # Real time elapsed on the host
host_tick_rate                               39040036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002571                       # Number of seconds simulated
sim_ticks                                  2570867000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.944605                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  938512                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               968091                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69516                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1694949                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30496                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4174                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2267245                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  218501                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5219                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4435257                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4401723                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63755                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                501805                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1174567                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4746637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.920852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.603548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1984551     41.81%     41.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1033341     21.77%     63.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       566693     11.94%     75.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231343      4.87%     80.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       126957      2.67%     83.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       145936      3.07%     86.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87196      1.84%     87.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        68815      1.45%     89.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       501805     10.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4746637                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.630880                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.630880                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                950999                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5832                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               924896                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10808823                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1721893                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2143261                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  64206                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 24352                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 47545                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2267245                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1730520                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3022741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 31269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9937832                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  139934                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.440949                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1835053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1187509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.932778                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4927904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.245602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.935669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2637653     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   238464      4.84%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   276797      5.62%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   281661      5.72%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   329164      6.68%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   184318      3.74%     80.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   286711      5.82%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    74531      1.51%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   618605     12.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4927904                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         8808                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           56                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         9126                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          4297                       # number of prefetches that crossed the page
system.cpu.idleCycles                          213831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                68527                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1990265                       # Number of branches executed
system.cpu.iew.exec_nop                         18468                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.915016                       # Inst execution rate
system.cpu.iew.exec_refs                      2446538                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     896720                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  154576                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1593866                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             28969                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               937236                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10297710                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1549818                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            110582                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9846506                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    714                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 68491                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64206                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 69634                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29090                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          361                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        19524                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       196785                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        94143                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            361                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          29076                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10263415                       # num instructions consuming a value
system.cpu.iew.wb_count                       9769721                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530298                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5442666                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.900083                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9787565                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11434389                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7130099                       # number of integer regfile writes
system.cpu.ipc                               1.585088                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.585088                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7428963     74.61%     74.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27110      0.27%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11286      0.11%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3355      0.03%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1575559     15.82%     90.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              910645      9.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9957088                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       95562                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009597                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39472     41.31%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     995      1.04%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22826     23.89%     66.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32266     33.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9955004                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24760108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9683826                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11363485                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10279071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9957088                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1175731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7336                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       836566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4927904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.020552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.028632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1723665     34.98%     34.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              593149     12.04%     47.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              797828     16.19%     63.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              681458     13.83%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              488177      9.91%     86.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              283778      5.76%     92.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              221429      4.49%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               83623      1.70%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54797      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4927904                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.936523                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97632                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184870                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85895                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91838                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             28565                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            54168                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1593866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              937236                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6531185                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5141735                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  249609                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16596                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1768313                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2568                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2063                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17552158                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10633902                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12518591                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2139555                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 647778                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  64206                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                668086                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1803009                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12391623                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          38135                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1433                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    146023                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            176                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85977                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14534410                       # The number of ROB reads
system.cpu.rob.rob_writes                    20766950                       # The number of ROB writes
system.cpu.timesIdled                            2852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83263                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3506                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        17879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        37793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4474                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9503                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       894528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  894528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15210                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73962000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4518                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9821                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5529                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 57706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       642944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1629440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2272384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            19915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  19913     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              19915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36115157                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20333995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8292998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          957                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4690                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1690                       # number of overall hits
system.l2.overall_hits::.cpu.data                2043                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          957                       # number of overall hits
system.l2.overall_hits::total                    4690                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11096                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13978                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2882                       # number of overall misses
system.l2.overall_misses::.cpu.data             11096                       # number of overall misses
system.l2.overall_misses::total                 13978                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    229364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    872307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1101671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    229364000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    872307000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1101671000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          957                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          957                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.630359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.748768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.630359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.748768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79585.010409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78614.545782                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78814.637287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79585.010409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78614.545782                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78814.637287                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    200553002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    761346002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    961899004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    200553002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    761346002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    961899004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.630359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.748768                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.630359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.748768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69588.133935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68614.455840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68815.209901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69588.133935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68614.455840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68815.209901                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12321                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12321                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12321                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12321                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4518                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   318                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    739002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     739002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77765.179417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77765.179417                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    643971502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    643971502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67765.074398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67765.074398                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    229364000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    229364000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.630359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.521252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79585.010409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79585.010409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    200553002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200553002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.630359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.521252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69588.133935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69588.133935                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    133304500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133304500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.480108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.480108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83681.418707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83681.418707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    117374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    117374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.480108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73681.418707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73681.418707                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1233                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1233                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.989567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.989567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     23502000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23502000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.989567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.989567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19060.827251                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19060.827251                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5993.550160                       # Cycle average of tags in use
system.l2.tags.total_refs                       36557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.411571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     394.579797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1417.594569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4181.375794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.182909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7081                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.462189                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    317487                       # Number of tag accesses
system.l2.tags.data_accesses                   317487                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         184384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         710144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             894528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13977                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          71720552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         276227436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             347947988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     71720552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71720552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         71720552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        276227436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347947988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    124780250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               386849000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8927.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27677.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.605937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.400788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.748373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          986     33.64%     33.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          710     24.22%     57.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405     13.82%     71.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      6.72%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          133      4.54%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           84      2.87%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      2.73%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      2.32%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          268      9.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2931                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 894528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  894528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       347.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    347.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2570790000                       # Total gap between requests
system.mem_ctrls.avgGap                     183930.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       184384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       710144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 71720551.860520198941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 276227436.113964676857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81999000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    304850000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28461.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27473.86                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9596160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5092890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48816180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     202831200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        887488290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        239854560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1393679280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.104776                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    615561250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     85800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1869505750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11366880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6030255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50979600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     202831200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        782021190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        328668960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1381898085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.522200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    847573500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     85800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1637493500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1724582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1724582                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1724582                       # number of overall hits
system.cpu.icache.overall_hits::total         1724582                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5938                       # number of overall misses
system.cpu.icache.overall_misses::total          5938                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    325813994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325813994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    325813994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325813994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1730520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1730520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1730520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1730520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003431                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003431                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003431                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003431                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54869.315258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54869.315258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54869.315258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54869.315258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2336                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.135135                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               295                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         4518                       # number of writebacks
system.cpu.icache.writebacks::total              4518                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5529                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255327495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255327495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255327495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     11603324                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    266930819                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002642                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002642                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002642                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003195                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55845.908793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55845.908793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55845.908793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12124.685475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48278.317779                       # average overall mshr miss latency
system.cpu.icache.replacements                   4518                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1724582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1724582                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5938                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    325813994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325813994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1730520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1730520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54869.315258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54869.315258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255327495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255327495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55845.908793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55845.908793                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          957                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          957                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     11603324                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     11603324                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12124.685475                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12124.685475                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           830.979228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1730110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            312.972142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   814.869171                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    16.110057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.015732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811503                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3466568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3466568                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2254923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2254923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2255458                       # number of overall hits
system.cpu.dcache.overall_hits::total         2255458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90685                       # number of overall misses
system.cpu.dcache.overall_misses::total         90685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6005761708                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6005761708                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6005761708                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6005761708                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2345604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2345604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2346143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2346143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66229.548726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66229.548726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66226.627425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66226.627425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.364090                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12321                       # number of writebacks
system.cpu.dcache.writebacks::total             12321                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    952684925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    952684925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    952982425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    952982425                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66250.690195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66250.690195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66257.555795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66257.555795                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13361                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1493407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1493407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    470797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    470797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1502448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1502448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52073.553810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52073.553810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    156726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47263.721351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47263.721351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       761516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         761516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5511198261                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5511198261                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68122.745838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68122.745838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    772930978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    772930978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74860.143148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74860.143148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23766447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23766447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32160.280108                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32160.280108                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23027447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23027447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31160.280108                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31160.280108                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.516069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2270046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.806465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   984.516069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.961441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4707083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4707083                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2570867000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2570867000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
