# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:37 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: ./Part1FSM.sv(30): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(36): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(42): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(48): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(54): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(60): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(66): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(72): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Part1FSM.sv(78): (vlog-2110) Illegal reference to net "z".
# -- Compiling module testbench
# End time: 22:10:37 on May 15,2018, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./Part1FSM.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:56 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:10:56 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:10:57 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint  \
sim:/testbench/enable \
sim:/testbench/clock \
sim:/testbench/w \
sim:/testbench/z
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/DVKit/HW4P1/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:01 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:13:01 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:13:02 on May 15,2018, Elapsed time: 0:02:05
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:13:02 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/testbench/enable
run -all
run -all
# Break key hit
run -all
run -all
# Load canceled
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/DVKit/HW4P1/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:43 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:14:43 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:14:44 on May 15,2018, Elapsed time: 0:01:42
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:14:44 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:10 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:22:11 on May 15,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:22:12 on May 15,2018, Elapsed time: 0:07:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:22:12 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/DVKit/HW4P1/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/DVKit/HW4P1/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:04 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:24:04 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:24:05 on May 15,2018, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:24:05 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:16 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:32:16 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:17 on May 15,2018, Elapsed time: 0:08:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:32:17 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:19 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:35:19 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:20 on May 15,2018, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:35:20 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:05 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:36:05 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:06 on May 15,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:36:06 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:43 on May 15,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:36:43 on May 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:44 on May 15,2018, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:36:44 on May 15,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Part1FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
