<sld_project_info>
  <project>
    <hash md5_digest_80b="d191189ff6169536f03e"/>
  </project>
  <file_info>
    <file device="EP2C20F484C7" path="DE1_TOP.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="8" ir_width="8" node_addr_width="3" node_count="4"/>
  <node_info>
    <node hpath="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="4096"/>
        <parameter name="widthad" type="unknown" value="12"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1380928768"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9ed1:auto_generated|altsyncram_cpc2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="128"/>
        <parameter name="widthad" type="unknown" value="7"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1229870162"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="internal_ram:internal_ram_inst|altsyncram:altsyncram_component|altsyncram_8eg1:auto_generated|altsyncram_bob2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.internal_ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="2048"/>
        <parameter name="widthad" type="unknown" value="11"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1380011264"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram:ram_inst|altsyncram:altsyncram_component|altsyncram_9dg1:auto_generated|altsyncram_7ub2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.ram_inst_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="sld_signaltap:auto_signaltap_0" instance_id="0" mfg_id="110" node_id="0" sld_node_info="0x30006E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="unknown" value="805334528"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="unknown" value="115"/>
        <parameter name="sld_trigger_bits" type="unknown" value="115"/>
        <parameter name="SLD_NODE_CRC_BITS" type="dec" value="32"/>
        <parameter name="sld_node_crc_hiword" type="unknown" value="22875"/>
        <parameter name="sld_node_crc_loword" type="unknown" value="49358"/>
        <parameter name="SLD_INCREMENTAL_ROUTING" type="dec" value="0"/>
        <parameter name="sld_sample_depth" type="unknown" value="512"/>
        <parameter name="sld_segment_size" type="unknown" value="512"/>
        <parameter name="SLD_RAM_BLOCK_TYPE" type="string" value="AUTO"/>
        <parameter name="sld_state_bits" type="unknown" value="11"/>
        <parameter name="sld_buffer_full_stop" type="unknown" value="1"/>
        <parameter name="SLD_MEM_ADDRESS_BITS" type="dec" value="7"/>
        <parameter name="SLD_DATA_BIT_CNTR_BITS" type="dec" value="4"/>
        <parameter name="sld_trigger_level" type="unknown" value="1"/>
        <parameter name="sld_trigger_in_enabled" type="unknown" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_IN_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_OUT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ID" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="unknown" value="basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="unknown" value="1"/>
        <parameter name="sld_enable_advanced_trigger" type="unknown" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="sld_inversion_mask_length" type="unknown" value="714"/>
        <parameter name="sld_inversion_mask" type="unknown" value="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="sld_power_up_trigger" type="unknown" value="0"/>
        <parameter name="SLD_STATE_FLOW_MGR_ENTITY" type="string" value="state_flow_mgr_entity.vhd"/>
        <parameter name="sld_state_flow_use_generated" type="unknown" value="0"/>
        <parameter name="sld_current_resource_width" type="unknown" value="1"/>
        <parameter name="sld_attribute_mem_mode" type="unknown" value="OFF"/>
        <parameter name="sld_storage_qualifier_bits" type="unknown" value="115"/>
        <parameter name="sld_storage_qualifier_gap_record" type="unknown" value="1"/>
        <parameter name="sld_storage_qualifier_mode" type="unknown" value="COMBINATIONAL"/>
        <parameter name="sld_storage_qualifier_enable_advanced_condition" type="unknown" value="0"/>
        <parameter name="sld_storage_qualifier_inversion_mask_length" type="unknown" value="346"/>
        <parameter name="sld_storage_qualifier_advanced_condition_entity" type="unknown" value="basic,1,"/>
        <parameter name="sld_storage_qualifier_pipeline" type="unknown" value="1"/>
      </parameters>
      <inputs/>
      <outputs/>
    </node>
  </node_info>
</sld_project_info>
