# ğŸ§® Custom PicoRV32: FP32â†’INT4 Stochastic Quantization Co-Processor

This project modifies the **PicoRV32 RISC-V core** to include a **custom PCPI co-processor** that performs **FP32 to INT4 quantization** using **stochastic rounding**.  
Itâ€™s a hardware-assisted quantization module designed to accelerate **TinyML and edge AI** workloads.

---

## ğŸš€ Features

- **Custom PCPI Instruction**
  - Extends the `custom-1` opcode space with a new FP32â†’INT4 instruction.
  - Converts 32-bit IEEE-754 floating-point numbers into signed 4-bit integers.
  - Performs stochastic rounding using an integrated LFSR RNG.

- **Special Case Handling**
  - Handles zeros, NaNs, infinities, and subnormal values.
  - Saturates INT4 results in the range [-7, 7].


---

## ğŸ§© Project Structure

custompicorv32/
â”‚
â”œâ”€â”€ pcpi_fp_conv.v # PCPI module for FP32â†’INT4 conversion
â”œâ”€â”€ picorv32.v # Modified PicoRV32 core supporting the new instruction
â”‚
â”œâ”€â”€ firmware/
â”‚ â”œâ”€â”€ lauda.c # Benchmark firmware (software vs hardware comparison)
â”‚ â”œâ”€â”€ instr.h # Inline assembly for the custom instruction (.insn)
â”‚ â”œâ”€â”€ print.c/.h # UART print helpers
â”‚ â”œâ”€â”€ stats.c/.h # Benchmark utility functions
â”‚ â”œâ”€â”€ sections.lds # Linker script
â”‚ â”œâ”€â”€ makehex.py # Converts firmware binary to HEX format
â”‚
â”œâ”€â”€ testbench.v # Verilog testbench for simulation
â”œâ”€â”€ Makefile # Build and simulation automation
â””â”€â”€ README.md # This file


---

## âš™ï¸ Usage

Requires a working **RISC-V GCC toolchain** and **Icarus Verilog** (or Verilator).

```bash
git clone https://github.com/Aviator1245/custompicorv32.git
cd custompicorv32
make test

After building, the simulation runs a benchmark comparing software and hardware quantization.

