
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
43       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd (2023-11-16 12:13:18, 2024-05-10 00:36:17)
44       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd (2024-03-21 11:09:24, 2024-05-10 00:35:33)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
22       work.gpio_demo.behavioral may have changed because the following files changed:
                        D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd (2023-11-16 12:13:18, 2024-05-10 00:36:17) <-- (architecture and entity definition)
42       work.uart_tx_ctrl.behavioral may have changed because the following files changed:
                        D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd (2023-11-16 12:13:18, 2024-05-10 00:36:17) <-- (may instantiate this module)
                        D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd (2024-03-21 11:09:24, 2024-05-10 00:35:33) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 18
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd (2023-08-08 05:25:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\arith.vhd (2023-08-08 05:25:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\location.map (2023-08-08 05:25:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\numeric.vhd (2023-08-08 05:25:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std.vhd (2023-08-08 05:25:46)
5        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd (2023-08-08 05:25:46)
6        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2023-08-08 05:25:46)
7        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2023-08-08 05:25:46)
8        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\hyperents.vhd (2023-08-08 05:25:46)
9        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2023-08-08 05:25:46)
10       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\umr_capim.vhd (2023-08-08 05:25:46)
37       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2023-11-09 17:32:07)
38       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0.vhd (2023-11-15 12:06:24)
39       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2023-11-15 12:06:24)
40       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd (2024-05-10 00:30:34)
41       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\DFF_Debouncing_Button.vhd (2023-11-15 12:05:01)
42       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd (2023-11-15 12:05:01)
45       D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\clock_enable_debouncing_button.vhd (2023-11-15 12:05:01)

*******************************************************************
Unchanged modules: 24
MID:  lib.cell.view
14       work.clock_enable_debouncing_button.behavioral
15       work.clock_enable_debouncing_button.vhdl
18       work.debouncing_button_vhdl.behavioral
19       work.debouncing_button_vhdl.vhdl
20       work.dff_debouncing_button.behavioral
21       work.dff_debouncing_button.vhdl
24       work.osc_c0.rtl
25       work.osc_c0.vhdl
26       work.osc_c0_osc_c0_0_osc.def_arch
27       work.osc_c0_osc_c0_0_osc.vhdl
28       work.rcosc_1mhz.def_arch
29       work.rcosc_1mhz.vhdl
30       work.rcosc_1mhz_fab.def_arch
31       work.rcosc_1mhz_fab.vhdl
32       work.rcosc_25_50mhz.def_arch
33       work.rcosc_25_50mhz.vhdl
34       work.rcosc_25_50mhz_fab.def_arch
35       work.rcosc_25_50mhz_fab.vhdl
36       work.top_send.rtl
37       work.top_send.vhdl
38       work.xtlosc.def_arch
39       work.xtlosc.vhdl
40       work.xtlosc_fab.def_arch
41       work.xtlosc_fab.vhdl
