Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul 31 23:03:45 2023
| Host         : DESKTOP-FG0QD84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lut_ff_timing_summary_routed.rpt -pb lut_ff_timing_summary_routed.pb -rpx lut_ff_timing_summary_routed.rpx -warn_on_violation
| Design       : lut_ff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4        3.667        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_mmcm_120mhz  {0.000 4.167}        8.333           120.000         
  clkfbout_mmcm_120mhz  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_mmcm_120mhz                                                                                                                                                    3.667        0.000                       0                     3  
  clkfbout_mmcm_120mhz                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_mmcm_120mhz                        
(none)                clkfbout_mmcm_120mhz                        
(none)                                      clk_out1_mmcm_120mhz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_120mhz
  To Clock:  clk_out1_mmcm_120mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_120mhz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X65Y82     out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X65Y82     out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X65Y82     out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X65Y82     out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X65Y82     out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_120mhz
  To Clock:  clkfbout_mmcm_120mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_120mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mmcm_120mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.967ns (70.435%)  route 1.665ns (29.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.617    -0.876    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  out_reg/Q
                         net (fo=1, routed)           1.665     1.245    out_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     4.756 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     4.756    out
    M2                                                                r  out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.353ns (80.288%)  route 0.332ns (19.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.587    -0.577    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  out_reg/Q
                         net (fo=1, routed)           0.332    -0.103    out_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.109 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     1.109    out
    M2                                                                r  out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_120mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_120mhz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_120mhz fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    mmcm_inst/inst/clk_in1_mmcm_120mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    mmcm_inst/inst/clkfbout_mmcm_120mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.996 f  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    mmcm_inst/inst/clkfbout_buf_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_120mhz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mmcm_inst/inst/clk_in1_mmcm_120mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    mmcm_inst/inst/clkfbout_mmcm_120mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    mmcm_inst/inst/clkfbout_buf_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mmcm_120mhz

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 1.461ns (45.426%)  route 1.755ns (54.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.755     3.215    rst_IBUF
    SLICE_X65Y82         FDCE                                         f  out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.501    -1.475    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.947ns  (logic 1.581ns (53.661%)  route 1.366ns (46.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.366     2.823    in_IBUF[0]
    SLICE_X65Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  out_i_1/O
                         net (fo=1, routed)           0.000     2.947    p_0_in
    SLICE_X65Y82         FDCE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.501    -1.475    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.262ns (37.554%)  route 0.435ns (62.446%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.435     0.652    in_IBUF[1]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.697 r  out_i_1/O
                         net (fo=1, routed)           0.000     0.697    p_0_in
    SLICE_X65Y82         FDCE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.855    -0.815    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_120mhz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.229ns (24.313%)  route 0.712ns (75.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.940    rst_IBUF
    SLICE_X65Y82         FDCE                                         f  out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_120mhz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mmcm_inst/inst/clk_in1_mmcm_120mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mmcm_inst/inst/clk_out1_mmcm_120mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.855    -0.815    clk_ff
    SLICE_X65Y82         FDCE                                         r  out_reg/C





