\hypertarget{struct_m_s_y_s_c_f_g___mem_map__t}{}\doxysection{MSYSCFG\+\_\+\+Mem\+Map\+\_\+t Struct Reference}
\label{struct_m_s_y_s_c_f_g___mem_map__t}\index{MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}}


System configuration structure to initialize the SYSCFG module with.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+EXTI/\+SYSCFG\+\_\+private.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_m_s_y_s_c_f_g___mem_map__t_a4c087b6cf7378f441d7220551d4af2ee}{MEMRMP}}
\begin{DoxyCompactList}\small\item\em Memory remap register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_m_s_y_s_c_f_g___mem_map__t_a7274b20c20aa13d31a31c4fa206fc001}{PMC}}
\begin{DoxyCompactList}\small\item\em Peripheral mode configuration register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_m_s_y_s_c_f_g___mem_map__t_a41dd996f605170c600ed422238f2c8d0}{EXTICR}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em External interrupt configuration {\itshape 1-\/4} registers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_m_s_y_s_c_f_g___mem_map__t_a8f1959f782e609544a8022ffd291dca4}{CMPCR}}
\begin{DoxyCompactList}\small\item\em Compensation cell control register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration structure to initialize the SYSCFG module with. 



Definition at line \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source_l00019}{19}} of file \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source}{SYSCFG\+\_\+private.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_s_y_s_c_f_g___mem_map__t_a4c087b6cf7378f441d7220551d4af2ee}\label{struct_m_s_y_s_c_f_g___mem_map__t_a4c087b6cf7378f441d7220551d4af2ee}} 
\index{MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} MEMRMP}



Memory remap register. 

This register is used for speicifc configurations on memory map 

Definition at line \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source_l00025}{25}} of file \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source}{SYSCFG\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_m_s_y_s_c_f_g___mem_map__t_a7274b20c20aa13d31a31c4fa206fc001}\label{struct_m_s_y_s_c_f_g___mem_map__t_a7274b20c20aa13d31a31c4fa206fc001}} 
\index{MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}!PMC@{PMC}}
\index{PMC@{PMC}!MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}}
\doxysubsubsection{\texorpdfstring{PMC}{PMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} PMC}



Peripheral mode configuration register. 



Definition at line \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source_l00029}{29}} of file \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source}{SYSCFG\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_m_s_y_s_c_f_g___mem_map__t_a41dd996f605170c600ed422238f2c8d0}\label{struct_m_s_y_s_c_f_g___mem_map__t_a41dd996f605170c600ed422238f2c8d0}} 
\index{MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} EXTICR\mbox{[}4\mbox{]}}



External interrupt configuration {\itshape 1-\/4} registers. 



Definition at line \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source_l00033}{33}} of file \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source}{SYSCFG\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_m_s_y_s_c_f_g___mem_map__t_a8f1959f782e609544a8022ffd291dca4}\label{struct_m_s_y_s_c_f_g___mem_map__t_a8f1959f782e609544a8022ffd291dca4}} 
\index{MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}!CMPCR@{CMPCR}}
\index{CMPCR@{CMPCR}!MSYSCFG\_MemMap\_t@{MSYSCFG\_MemMap\_t}}
\doxysubsubsection{\texorpdfstring{CMPCR}{CMPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CMPCR}



Compensation cell control register. 



Definition at line \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source_l00037}{37}} of file \mbox{\hyperlink{_s_y_s_c_f_g__private_8h_source}{SYSCFG\+\_\+private.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+EXTI/\mbox{\hyperlink{_s_y_s_c_f_g__private_8h}{SYSCFG\+\_\+private.\+h}}\end{DoxyCompactItemize}
