set_location_assignment PIN_89 -to clk
set_location_assignment PIN_60 -to d[0]
set_location_assignment PIN_61 -to d[1]
set_location_assignment PIN_52 -to d[2]
set_location_assignment PIN_53 -to d[3]
set_location_assignment PIN_55 -to d[4]
set_location_assignment PIN_57 -to d[5]
set_location_assignment PIN_58 -to d[6]
set_location_assignment PIN_59 -to d[7]
set_location_assignment PIN_112 -to rd
set_location_assignment PIN_113 -to wr
set_location_assignment PIN_114 -to rs
set_location_assignment PIN_119 -to cs
set_location_assignment PIN_120 -to rst

set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM1270T144C5
set_global_assignment -name TOP_LEVEL_ENTITY uart
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:44:30  AUGUST 10, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE ../rtl/uart.v
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
