# Digital Verification Diploma

## Topics covered in Digital Verification Using SV && UVM

·        Knowledge of SystemVerilog Datatypes, and threading

·        Knowledge of SystemVerilog Interfaces, and subroutines

·        Develop Verification plan and design requirements extraction

·        Understand and analyze RTL code coverage results

·        Implement functional coverage model

·        Develop SystemVerilog assertions

·        Basics of Object-Oriented Programming

·        Generation of Constrained random stimulus

·        Simulation-based verification techniques using UVM

·        Knowledge of UVM structures, components, sequences, and configuration

·        Knowledge of UVM Phasing, TLM, and factory

·        Basic understanding of formal verification techniques, FPGA-based prototyping and emulators
