Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 02 15:37:20 2016
| Host         : DESKTOP-4Q1GBRI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            9 |
| No           | No                    | Yes                    |              64 |           23 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |              30 |           12 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |             139 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |                                            Enable Signal                                           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|  clk_div             |                                                                                                    | BTNU_IBUF                   |                1 |              1 |
|  vga_clk_BUFG        | sdc/cs_i_1_n_0                                                                                     |                             |                1 |              1 |
|  vga_clk_BUFG        | sdc/recv_data[7]_i_1_n_0                                                                           |                             |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                    |                             |                1 |              2 |
|  vga_clk_BUFG        |                                                                                                    | BTNC_IBUF                   |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | count[3]_i_1_n_0                                                                                   | BTNU_IBUF                   |                1 |              4 |
|  vga_clk_BUFG        | sdc/bit_counter[7]_i_1_n_0                                                                         | sdc/bit_counter[9]_i_1_n_0  |                2 |              4 |
|  vga_clk_BUFG        | sdc/cmd_out[47]_i_1_n_0                                                                            | sdc/cmd_out[6]_i_1_n_0      |                2 |              4 |
|  vga_clk_BUFG        | sdc/return_state[4]_i_1_n_0                                                                        |                             |                2 |              5 |
|  vga_clk_BUFG        | sdc/state[4]_i_1_n_0                                                                               | BTNU_IBUF                   |                3 |              5 |
|  vga_clk_BUFG        | sdc/bit_counter[7]_i_1_n_0                                                                         |                             |                2 |              6 |
|  vga_clk_BUFG        | sdc/byte_counter[8]_i_2_n_0                                                                        | sdc/byte_counter[8]_i_1_n_0 |                3 |              7 |
|  vga_clk_BUFG        | sdc/data_sig[7]_i_1_n_0                                                                            |                             |                1 |              7 |
|  vga_clk_BUFG        |                                                                                                    |                             |                8 |              9 |
|  vga_clk_BUFG        | sdc/addr_count                                                                                     | BTNU_IBUF                   |                3 |             10 |
|  vga_clk_BUFG        | sdc/cmd_out[47]_i_1_n_0                                                                            |                             |                5 |             10 |
|  vga_clk_BUFG        | pwm_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0] | BTNC_IBUF                   |                4 |             10 |
|  vga_clk_BUFG        | pwm_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]            | BTNC_IBUF                   |                6 |             20 |
|  vga_clk_BUFG        | pwm_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | BTNC_IBUF                   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                    | BTNU_IBUF                   |                7 |             21 |
|  vga_clk_BUFG        | sdc/boot_counter[0]_i_1_n_0                                                                        | BTNU_IBUF                   |                7 |             27 |
|  vga_clk_BUFG        |                                                                                                    | BTNU_IBUF                   |               15 |             42 |
|  vga_clk_BUFG        | sdc/cmd_out[47]_i_1_n_0                                                                            | sdc/cmd_out[55]_i_1_n_0     |                7 |             42 |
+----------------------+----------------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+


