<stg><name>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</name>


<trans_list>

<trans id="361" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
newFuncRoot:3 %sub_ln189_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln189

]]></Node>
<StgValue><ssdm name="sub_ln189_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
newFuncRoot:4 %sub_ln188_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln188

]]></Node>
<StgValue><ssdm name="sub_ln188_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i13 0, i13 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %POLY_ADD_PE_LOOP_READ

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
POLY_ADD_PE_LOOP_READ:0 %indvar_flatten20_load = load i13 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
POLY_ADD_PE_LOOP_READ:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
POLY_ADD_PE_LOOP_READ:2 %icmp_ln172 = icmp_eq  i13 %indvar_flatten20_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
POLY_ADD_PE_LOOP_READ:3 %add_ln172_2 = add i13 %indvar_flatten20_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
POLY_ADD_PE_LOOP_READ:4 %br_ln172 = br i1 %icmp_ln172, void %for.inc295, void %POLY_ADD_PE_LOOP_READ.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc295:0 %k_load = load i7 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc295:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc295:2 %add_ln172 = add i7 %j_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc295:5 %icmp_ln181 = icmp_eq  i7 %k_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc295:7 %select_ln172_1 = select i1 %icmp_ln181, i7 %add_ln172, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln172_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc295:6 %select_ln172 = select i1 %icmp_ln181, i7 0, i7 %k_load

]]></Node>
<StgValue><ssdm name="select_ln172"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="41">
<![CDATA[
for.inc295:8 %trunc_ln188 = trunc i41 %sub_ln188_read

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="7">
<![CDATA[
for.inc295:9 %zext_ln188 = zext i7 %select_ln172_1

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc295:10 %add_ln189 = add i10 %trunc_ln188, i10 %zext_ln188

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="41">
<![CDATA[
for.inc295:11 %trunc_ln189 = trunc i41 %sub_ln189_read

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="7">
<![CDATA[
for.inc295:12 %zext_ln189 = zext i7 %select_ln172_1

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc295:13 %add_ln189_5 = add i10 %trunc_ln189, i10 %zext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="7">
<![CDATA[
for.inc295:15 %empty = trunc i7 %select_ln172

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc295:17 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="13">
<![CDATA[
for.inc295:18 %zext_ln188_3 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln188_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:19 %DataRAM_addr_2 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc295:20 %tmp_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189_5, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="13">
<![CDATA[
for.inc295:21 %zext_ln189_3 = zext i13 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln189_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:22 %DataRAM_addr_3 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:23 %DataRAM_1_addr_2 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:24 %DataRAM_1_addr_3 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:25 %DataRAM_2_addr_2 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:26 %DataRAM_2_addr_3 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:27 %DataRAM_3_addr_2 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:28 %DataRAM_3_addr_3 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:29 %DataRAM_4_addr_2 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:30 %DataRAM_4_addr_3 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:31 %DataRAM_5_addr_2 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:32 %DataRAM_5_addr_3 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:33 %DataRAM_6_addr_2 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:34 %DataRAM_6_addr_3 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:35 %DataRAM_7_addr_2 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295:36 %DataRAM_7_addr_3 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc295:37 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln172, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:38 %DataRAM_load_1 = load i13 %DataRAM_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:39 %DataRAM_1_load_1 = load i13 %DataRAM_1_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:40 %DataRAM_2_load_1 = load i13 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:41 %DataRAM_3_load_1 = load i13 %DataRAM_3_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:42 %DataRAM_4_load_1 = load i13 %DataRAM_4_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:43 %DataRAM_5_load_1 = load i13 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:44 %DataRAM_6_load_1 = load i13 %DataRAM_6_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:45 %DataRAM_7_load_1 = load i13 %DataRAM_7_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:47 %DataRAM_load_2 = load i13 %DataRAM_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_load_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:48 %DataRAM_1_load_2 = load i13 %DataRAM_1_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:49 %DataRAM_2_load_2 = load i13 %DataRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:50 %DataRAM_3_load_2 = load i13 %DataRAM_3_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:51 %DataRAM_4_load_2 = load i13 %DataRAM_4_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:52 %DataRAM_5_load_2 = load i13 %DataRAM_5_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:53 %DataRAM_6_load_2 = load i13 %DataRAM_6_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:54 %DataRAM_7_load_2 = load i13 %DataRAM_7_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc295:57 %switch_ln203 = switch i3 %trunc_ln, void %arrayidx24256.case.7, i3 0, void %arrayidx24256.case.0, i3 1, void %arrayidx24256.case.1, i3 2, void %arrayidx24256.case.2, i3 3, void %arrayidx24256.case.3, i3 4, void %arrayidx24256.case.4, i3 5, void %arrayidx24256.case.5, i3 6, void %arrayidx24256.case.6

]]></Node>
<StgValue><ssdm name="switch_ln203"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.6:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.5:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.4:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.3:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.2:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.1:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.0:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.case.7:1 %br_ln203 = br void %arrayidx24256.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:38 %DataRAM_load_1 = load i13 %DataRAM_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_load_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:39 %DataRAM_1_load_1 = load i13 %DataRAM_1_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:40 %DataRAM_2_load_1 = load i13 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:41 %DataRAM_3_load_1 = load i13 %DataRAM_3_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:42 %DataRAM_4_load_1 = load i13 %DataRAM_4_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:43 %DataRAM_5_load_1 = load i13 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:44 %DataRAM_6_load_1 = load i13 %DataRAM_6_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:45 %DataRAM_7_load_1 = load i13 %DataRAM_7_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc295:46 %AddInput1_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_1, i32 %DataRAM_1_load_1, i32 %DataRAM_2_load_1, i32 %DataRAM_3_load_1, i32 %DataRAM_4_load_1, i32 %DataRAM_5_load_1, i32 %DataRAM_6_load_1, i32 %DataRAM_7_load_1, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="AddInput1_Reg"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:47 %DataRAM_load_2 = load i13 %DataRAM_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_load_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:48 %DataRAM_1_load_2 = load i13 %DataRAM_1_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:49 %DataRAM_2_load_2 = load i13 %DataRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:50 %DataRAM_3_load_2 = load i13 %DataRAM_3_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:51 %DataRAM_4_load_2 = load i13 %DataRAM_4_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:52 %DataRAM_5_load_2 = load i13 %DataRAM_5_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:53 %DataRAM_6_load_2 = load i13 %DataRAM_6_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.inc295:54 %DataRAM_7_load_2 = load i13 %DataRAM_7_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc295:55 %AddInput2_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_2, i32 %DataRAM_1_load_2, i32 %DataRAM_2_load_2, i32 %DataRAM_3_load_2, i32 %DataRAM_4_load_2, i32 %DataRAM_5_load_2, i32 %DataRAM_6_load_2, i32 %DataRAM_7_load_2, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="AddInput2_Reg"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx24256.exit:0 %add_ln181 = add i7 %select_ln172, i7 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.exit:1 %store_ln181 = store i13 %add_ln172_2, i13 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.exit:2 %store_ln181 = store i7 %select_ln172_1, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.exit:3 %store_ln181 = store i7 %add_ln181, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24256.exit:4 %br_ln181 = br void %POLY_ADD_PE_LOOP_READ

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="19" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="18" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="123" st_id="6" stage="17" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="124" st_id="7" stage="16" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="125" st_id="8" stage="15" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="126" st_id="9" stage="14" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="127" st_id="10" stage="13" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="128" st_id="11" stage="12" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="129" st_id="12" stage="11" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="130" st_id="13" stage="10" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="131" st_id="14" stage="9" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="132" st_id="15" stage="8" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="133" st_id="16" stage="7" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="134" st_id="17" stage="6" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="135" st_id="18" stage="5" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="136" st_id="19" stage="4" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
POLY_ADD_PE_LOOP_READ.1.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="137" st_id="20" stage="3" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="138" st_id="21" stage="2" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="139" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc295:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc295:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc295:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc295:16 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="2">
<![CDATA[
for.inc295:56 %AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0

]]></Node>
<StgValue><ssdm name="AddRes_Final"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.6:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.5:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.4:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.3:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.2:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.1:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.0:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx24256.case.7:0 %store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
