// Seed: 49443858
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
    , id_5,
    input reg id_3,
    output id_4
);
  always @(1) id_4 <= id_3;
endmodule
