Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  4 06:23:18 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 40          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  28          
TIMING-18  Warning           Missing input or output delay               12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (420)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (420)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.019        0.000                      0                   58        0.275        0.000                      0                   58        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.019        0.000                      0                   58        0.275        0.000                      0                   58        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.545ns (43.790%)  route 4.551ns (56.210%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.852     5.454    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X0Y32         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.326 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.391    VGAControllerInstance/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.816 r  VGAControllerInstance/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=1, routed)           3.612    12.429    VGAControllerInstance/ImageData/MemoryArray_reg_1_0_n_35
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.154    12.707    VGAControllerInstance/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I4_O)        0.124    12.831 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.719    13.550    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.569    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 3.421ns (42.446%)  route 4.639ns (57.554%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.732     5.335    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X3Y24         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.207 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.272    VGAControllerInstance/ImageData/MemoryArray_reg_8_5_n_0
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.697 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_5/DOADO[0]
                         net (fo=1, routed)           3.996    12.693    VGAControllerInstance/ImageData/MemoryArray_reg_9_5_n_35
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.578    13.394    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.569    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.545ns (44.357%)  route 4.447ns (55.643%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.740     5.342    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X2Y14         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.214 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.279    VGAControllerInstance/ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.704 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           2.848    11.553    VGAControllerInstance/ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X12Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.677 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.738    12.415    VGAControllerInstance/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124    12.539 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.796    13.334    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.177    
                         clock uncertainty           -0.035    15.142    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.576    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 3.545ns (45.088%)  route 4.317ns (54.912%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.736     5.339    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X2Y22         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.211 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.276    VGAControllerInstance/ImageData/MemoryArray_reg_4_1_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.701 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_1/DOADO[0]
                         net (fo=1, routed)           3.082    11.783    VGAControllerInstance/ImageData/MemoryArray_reg_5_1_n_35
    SLICE_X9Y101         LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_15/O
                         net (fo=1, routed)           0.429    12.337    VGAControllerInstance/ImageData/MemoryArray_reg_i_15_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124    12.461 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.741    13.201    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.569    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 3.421ns (43.761%)  route 4.396ns (56.239%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.762     5.364    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X3Y12         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    VGAControllerInstance/ImageData/MemoryArray_reg_8_3_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_3/DOADO[0]
                         net (fo=1, routed)           3.280    12.007    VGAControllerInstance/ImageData/MemoryArray_reg_9_3_n_35
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.131 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           1.051    13.182    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.177    
                         clock uncertainty           -0.035    15.142    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.576    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.545ns (46.128%)  route 4.140ns (53.872%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.667     5.270    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X0Y22         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.142 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.207    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.632 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.126    10.759    VGAControllerInstance/ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.883 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           1.019    11.902    VGAControllerInstance/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X28Y95         LUT5 (Prop_lut5_I4_O)        0.124    12.026 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.929    12.955    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.569    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_6_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.545ns (46.670%)  route 4.051ns (53.331%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.353    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X3Y20         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    VGAControllerInstance/ImageData/MemoryArray_reg_6_6_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 r  VGAControllerInstance/ImageData/MemoryArray_reg_7_6/DOADO[0]
                         net (fo=1, routed)           3.261    11.976    VGAControllerInstance/ImageData/MemoryArray_reg_7_6_n_35
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           0.149    12.249    VGAControllerInstance/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.373 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.576    12.949    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.569    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 3.545ns (48.244%)  route 3.803ns (51.756%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.845     5.447    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X0Y4          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.319 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.384    VGAControllerInstance/ImageData/MemoryArray_reg_0_2_n_0
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.809 r  VGAControllerInstance/ImageData/MemoryArray_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.896    11.705    VGAControllerInstance/ImageData/MemoryArray_reg_1_2_n_35
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    11.829 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_14/O
                         net (fo=1, routed)           0.264    12.093    VGAControllerInstance/ImageData/MemoryArray_reg_i_14_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.578    12.795    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.568    14.990    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.177    
                         clock uncertainty           -0.035    15.142    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.576    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.666ns (12.232%)  route 4.779ns (87.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.646     5.249    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y93         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.767 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           3.908     9.674    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.148     9.822 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_7_ENARDEN_cooolgate_en_gate_67_LOPT_REMAP/O
                         net (fo=1, routed)           0.871    10.694    VGAControllerInstance/ImageData/MemoryArray_reg_6_7_ENARDEN_cooolgate_en_sig_36
    RAMB36_X1Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.536    14.958    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X1Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_7/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.456    VGAControllerInstance/ImageData/MemoryArray_reg_6_7
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.642ns (11.653%)  route 4.867ns (88.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.646     5.249    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y93         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.767 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           3.906     9.672    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124     9.796 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_6_ENARDEN_cooolgate_en_gate_65_LOPT_REMAP/O
                         net (fo=1, routed)           0.962    10.758    VGAControllerInstance/ImageData/MemoryArray_reg_6_6_ENARDEN_cooolgate_en_sig_35
    RAMB36_X3Y20         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629    15.051    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X3Y20         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_6/CLKARDCLK
                         clock pessimism              0.180    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.753    VGAControllerInstance/ImageData/MemoryArray_reg_6_6
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  3.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.904%)  route 0.195ns (51.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.574     1.493    VGAControllerInstance/clk_100mhz
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.195     1.830    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.046     1.876 r  VGAControllerInstance/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    VGAControllerInstance/pixCounter[1]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.845     2.010    VGAControllerInstance/clk_100mhz
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.107     1.600    VGAControllerInstance/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.574     1.493    VGAControllerInstance/clk_100mhz
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.195     1.830    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X13Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  VGAControllerInstance/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    VGAControllerInstance/pixCounter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.845     2.010    VGAControllerInstance/clk_100mhz
    SLICE_X13Y92         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.091     1.584    VGAControllerInstance/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.461%)  route 0.552ns (72.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/Q
                         net (fo=16, routed)          0.343     2.003    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I2_O)        0.045     2.048 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.209     2.256    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.959%)  route 0.566ns (73.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/Q
                         net (fo=16, routed)          0.259     1.918    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.963 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.308     2.271    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.793%)  route 0.571ns (73.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.362     2.021    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.045     2.066 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.209     2.275    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_4_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.209ns (22.043%)  route 0.739ns (77.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.575     1.494    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y93         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     1.658 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           0.586     2.244    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_sig_19
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.045     2.289 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7_ENARDEN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           0.154     2.442    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_ENARDEN_cooolgate_en_sig_27
    RAMB36_X0Y22         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.877     2.042    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X0Y22         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                         clock pessimism             -0.245     1.797    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.893    VGAControllerInstance/ImageData/MemoryArray_reg_4_7
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.744%)  route 0.636ns (75.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.426     2.085    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I3_O)        0.045     2.130 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.210     2.340    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.589%)  route 0.641ns (75.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/Q
                         net (fo=16, routed)          0.380     2.040    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I2_O)        0.045     2.085 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.261     2.345    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.115%)  route 0.695ns (76.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.576     1.495    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y97         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/Q
                         net (fo=16, routed)          0.432     2.091    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.045     2.136 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.263     2.399    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.889     2.054    VGAControllerInstance/ColorPalette/clk_100mhz
    RAMB18_X0Y38         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.758    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.410%)  route 0.647ns (75.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.575     1.494    VGAControllerInstance/ImageData/clk_100mhz
    SLICE_X14Y93         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     1.658 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           0.494     2.152    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_2_0_cooolgate_en_sig_10
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.045     2.197 r  VGAControllerInstance/ImageData/MemoryArray_reg_2_5_ENARDEN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.154     2.351    VGAControllerInstance/ImageData/MemoryArray_reg_2_5_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y16         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.881     2.046    VGAControllerInstance/ImageData/clk_100mhz
    RAMB36_X0Y16         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_5/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.663    VGAControllerInstance/ImageData/MemoryArray_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.688    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y32  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30  VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y28  VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y27  VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y33  VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y31  VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92  VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y97  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C



