

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sat Dec 28 19:43:25 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  124|  16738|  124|  16738|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  122|  16736| 122 ~ 1046 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |   98|    980|   14 ~ 35  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    7|     28|           2|          1|          1|  7 ~ 28 |    yes   |
        |  ++ Loop 1.2.2  |    2|      2|           1|          1|          1|        2|    yes   |
        | + Loop 1.3      |    8|     29|           1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 1, States = { 10 }
  Pipeline-3 : II = 1, D = 1, States = { 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 12 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 10 
11 --> 6 
12 --> 13 12 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/padding2d.cpp:5]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/padding2d.cpp:5]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i6 %input_height_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 16 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i6 %input_width_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 17 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 2, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 18 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %add_ln13 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 19 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %sext_ln5_1 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 20 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.74ns)   --->   "%mul_ln13_1 = mul i12 %zext_ln13_1, %zext_ln13_4" [../layers_c/padding2d.cpp:13]   --->   Operation 21 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i12 %mul_ln13_1 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i12 %mul_ln13_1 to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 23 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_25 = trunc i6 %input_height_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 24 'trunc' 'empty_25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)" [../layers_c/padding2d.cpp:5]   --->   Operation 25 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i6 %input_width_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 26 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %add_ln13 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %sext_ln5 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 28 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i7 %sext_ln5_1 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 29 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i14 %zext_ln13_2, %zext_ln13_3" [../layers_c/padding2d.cpp:13]   --->   Operation 30 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %mul_ln13_1 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 31 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%empty_23 = add i5 3, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 32 'add' 'empty_23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast9 = zext i5 %empty_23 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 33 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_23 to i6" [../layers_c/padding2d.cpp:13]   --->   Operation 34 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast7 = zext i5 %empty_23 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 35 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_23 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 36 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%empty_24 = add i5 1, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 37 'add' 'empty_24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_24 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 38 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_24 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 39 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i10 %p_cast7, %empty" [../layers_c/padding2d.cpp:13]   --->   Operation 40 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln13_2 = add i10 %add_ln13_1, %p_cast4" [../layers_c/padding2d.cpp:13]   --->   Operation 41 'add' 'add_ln13_2' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i10 %add_ln13_2 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 42 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i6 %p_cast8, %input_width_read" [../layers_c/padding2d.cpp:13]   --->   Operation 43 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i6 %add_ln13_3 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 44 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln13 = shl i6 %input_width_read, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 45 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i6 %shl_ln13 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 46 'zext' 'zext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln13_4 = add i6 5, %shl_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 47 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i6 %add_ln13_4 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 48 'zext' 'zext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln13_5 = add i5 %trunc_ln13_1, %empty_23" [../layers_c/padding2d.cpp:13]   --->   Operation 49 'add' 'add_ln13_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_11 = add i5 %trunc_ln13, %add_ln13_5" [../layers_c/padding2d.cpp:13]   --->   Operation 50 'add' 'add_ln13_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln13_12 = add i5 1, %add_ln13_11" [../layers_c/padding2d.cpp:13]   --->   Operation 51 'add' 'add_ln13_12' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln13_13 = add i5 %add_ln13_5, %empty_24" [../layers_c/padding2d.cpp:13]   --->   Operation 52 'add' 'add_ln13_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_26 = trunc i7 %input_depth_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 53 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_8 = add i10 4, %empty" [../layers_c/padding2d.cpp:13]   --->   Operation 54 'add' 'add_ln13_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln13_9 = add i10 %zext_ln13_8, %add_ln13_8" [../layers_c/padding2d.cpp:13]   --->   Operation 55 'add' 'add_ln13_9' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i10 %add_ln13_9 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 56 'zext' 'zext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i5 [ %add_ln13_16, %11 ], [ %empty_23, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 58 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln13_15, %11 ], [ %add_ln13_12, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 59 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %add_ln13_10, %11 ], [ %zext_ln13_9, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 60 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i14 [ %add_ln13_7, %11 ], [ %zext_ln13_7, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 61 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i14 [ %add_ln13_6, %11 ], [ %p_cast6, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 62 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%o_count_0 = phi i16 [ %add_ln20_1, %11 ], [ 0, %0 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 63 'phi' 'o_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i_count_0 = phi i14 [ %i_count, %11 ], [ 0, %0 ]"   --->   Operation 64 'phi' 'i_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%depth_0 = phi i5 [ %depth, %11 ], [ 0, %0 ]"   --->   Operation 65 'phi' 'depth_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 66 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp eq i5 %depth_0, %empty_26" [../layers_c/padding2d.cpp:13]   --->   Operation 67 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.78ns)   --->   "%depth = add i5 %depth_0, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 68 'add' 'depth' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %12, label %.preheader.preheader" [../layers_c/padding2d.cpp:13]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 70 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 71 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %add_ln20, %hls_label_0 ], [ %o_count_0, %.preheader.preheader ]" [../layers_c/padding2d.cpp:20]   --->   Operation 72 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 73 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i16 %o_count_1 to i5" [../layers_c/padding2d.cpp:15]   --->   Operation 74 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %trunc_ln15, %indvars_iv2" [../layers_c/padding2d.cpp:15]   --->   Operation 75 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %hls_label_0" [../layers_c/padding2d.cpp:15]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [../layers_c/padding2d.cpp:15]   --->   Operation 77 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [../layers_c/padding2d.cpp:18]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %o_count_1 to i64" [../layers_c/padding2d.cpp:19]   --->   Operation 79 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln19" [../layers_c/padding2d.cpp:19]   --->   Operation 80 'getelementptr' 'output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [../layers_c/padding2d.cpp:19]   --->   Operation 81 'store' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 82 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %o_count_1, 1" [../layers_c/padding2d.cpp:20]   --->   Operation 82 'add' 'add_ln20' <Predicate = (!icmp_ln15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp)" [../layers_c/padding2d.cpp:21]   --->   Operation 83 'specregionend' 'empty_29' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/padding2d.cpp:15]   --->   Operation 84 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 85 [1/1] (1.81ns)   --->   "%i_count = add i14 %mul_ln13, %i_count_0" [../layers_c/padding2d.cpp:30]   --->   Operation 85 'add' 'i_count' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i16 %p_cast9, %o_count_0" [../layers_c/padding2d.cpp:23]   --->   Operation 86 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i16 %add_ln23, %zext_ln13_5" [../layers_c/padding2d.cpp:23]   --->   Operation 87 'add' 'add_ln23_1' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "br label %3" [../layers_c/padding2d.cpp:23]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i14 [ %add_ln23_4, %8 ], [ %indvars_iv1, %2 ]" [../layers_c/padding2d.cpp:23]   --->   Operation 89 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%o_count = phi i14 [ %add_ln23_3, %8 ], [ %phi_ln13, %2 ]" [../layers_c/padding2d.cpp:23]   --->   Operation 90 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %add_ln20_2, %8 ], [ %indvars_iv10, %2 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 91 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %add_ln30, %8 ], [ %i_count_0, %2 ]" [../layers_c/padding2d.cpp:30]   --->   Operation 92 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%height_0 = phi i5 [ %height, %8 ], [ 0, %2 ]"   --->   Operation 93 'phi' 'height_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 94 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %height_0, %empty_25" [../layers_c/padding2d.cpp:23]   --->   Operation 95 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.78ns)   --->   "%height = add i5 %height_0, 1" [../layers_c/padding2d.cpp:23]   --->   Operation 96 'add' 'height' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %9, label %4" [../layers_c/padding2d.cpp:23]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln30 = add i14 %zext_ln13_2, %i_count_1" [../layers_c/padding2d.cpp:30]   --->   Operation 98 'add' 'add_ln30' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.76ns)   --->   "br label %5" [../layers_c/padding2d.cpp:25]   --->   Operation 99 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_6 : Operation 100 [1/1] (2.07ns)   --->   "%add_ln20_1 = add i16 %add_ln23_1, %p_cast5" [../layers_c/padding2d.cpp:20]   --->   Operation 100 'add' 'add_ln20_1' <Predicate = (icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.76ns)   --->   "br label %10" [../layers_c/padding2d.cpp:43]   --->   Operation 101 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %4 ], [ %o_count_7, %hls_label_1 ]"   --->   Operation 102 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %4 ], [ %add_ln30_1, %hls_label_1 ]" [../layers_c/padding2d.cpp:30]   --->   Operation 103 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.20ns)   --->   "%icmp_ln25 = icmp eq i14 %o_count_3, %o_count" [../layers_c/padding2d.cpp:25]   --->   Operation 104 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 105 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %6, label %hls_label_1" [../layers_c/padding2d.cpp:25]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %i_count_2 to i64" [../layers_c/padding2d.cpp:29]   --->   Operation 107 'zext' 'zext_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29" [../layers_c/padding2d.cpp:29]   --->   Operation 108 'getelementptr' 'input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:29]   --->   Operation 109 'load' 'input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln30_1 = add i14 %i_count_2, 1" [../layers_c/padding2d.cpp:30]   --->   Operation 110 'add' 'add_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.81ns)   --->   "%o_count_7 = add i14 %o_count_3, 1" [../layers_c/padding2d.cpp:31]   --->   Operation 111 'add' 'o_count_7' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str216)" [../layers_c/padding2d.cpp:25]   --->   Operation 112 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [../layers_c/padding2d.cpp:28]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:29]   --->   Operation 114 'load' 'input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i14 %o_count_3 to i64" [../layers_c/padding2d.cpp:29]   --->   Operation 115 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln29_6" [../layers_c/padding2d.cpp:29]   --->   Operation 116 'getelementptr' 'output_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [../layers_c/padding2d.cpp:29]   --->   Operation 117 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str216, i32 %tmp_8)" [../layers_c/padding2d.cpp:32]   --->   Operation 118 'specregionend' 'empty_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [../layers_c/padding2d.cpp:25]   --->   Operation 119 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.81>
ST_9 : Operation 120 [1/1] (1.81ns)   --->   "%add_ln20_2 = add i14 %zext_ln13, %o_count_2" [../layers_c/padding2d.cpp:20]   --->   Operation 120 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.76ns)   --->   "br label %7" [../layers_c/padding2d.cpp:34]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count, %6 ], [ %o_count_8, %hls_label_2 ]"   --->   Operation 122 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.20ns)   --->   "%icmp_ln34 = icmp eq i14 %o_count_4, %phi_ln13_1" [../layers_c/padding2d.cpp:34]   --->   Operation 123 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 124 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %8, label %hls_label_2" [../layers_c/padding2d.cpp:34]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str317)" [../layers_c/padding2d.cpp:34]   --->   Operation 126 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [../layers_c/padding2d.cpp:37]   --->   Operation 127 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i14 %o_count_4 to i64" [../layers_c/padding2d.cpp:38]   --->   Operation 128 'zext' 'zext_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln38" [../layers_c/padding2d.cpp:38]   --->   Operation 129 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [../layers_c/padding2d.cpp:38]   --->   Operation 130 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 131 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_4, 1" [../layers_c/padding2d.cpp:39]   --->   Operation 131 'add' 'o_count_8' <Predicate = (!icmp_ln34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str317, i32 %tmp_9)" [../layers_c/padding2d.cpp:40]   --->   Operation 132 'specregionend' 'empty_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %7" [../layers_c/padding2d.cpp:34]   --->   Operation 133 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.81>
ST_11 : Operation 134 [1/1] (1.81ns)   --->   "%add_ln23_3 = add i14 %zext_ln13, %o_count" [../layers_c/padding2d.cpp:23]   --->   Operation 134 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.81ns)   --->   "%add_ln23_4 = add i14 %zext_ln13, %phi_ln13_1" [../layers_c/padding2d.cpp:23]   --->   Operation 135 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br label %3" [../layers_c/padding2d.cpp:23]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %add_ln23_1, %9 ], [ %o_count_6, %hls_label_3 ]"   --->   Operation 137 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 138 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %o_count_5 to i5" [../layers_c/padding2d.cpp:43]   --->   Operation 139 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.36ns)   --->   "%icmp_ln43 = icmp eq i5 %trunc_ln43, %indvars_iv" [../layers_c/padding2d.cpp:43]   --->   Operation 140 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %11, label %hls_label_3" [../layers_c/padding2d.cpp:43]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str418)" [../layers_c/padding2d.cpp:43]   --->   Operation 142 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [../layers_c/padding2d.cpp:46]   --->   Operation 143 'specpipeline' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i16 %o_count_5 to i64" [../layers_c/padding2d.cpp:47]   --->   Operation 144 'zext' 'zext_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/padding2d.cpp:47]   --->   Operation 145 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [../layers_c/padding2d.cpp:47]   --->   Operation 146 'store' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 147 [1/1] (2.07ns)   --->   "%o_count_6 = add i16 %o_count_5, 1" [../layers_c/padding2d.cpp:48]   --->   Operation 147 'add' 'o_count_6' <Predicate = (!icmp_ln43)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str418, i32 %tmp_7)" [../layers_c/padding2d.cpp:49]   --->   Operation 148 'specregionend' 'empty_36' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "br label %10" [../layers_c/padding2d.cpp:43]   --->   Operation 149 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.81>
ST_13 : Operation 150 [1/1] (1.81ns)   --->   "%add_ln13_6 = add i14 %zext_ln13_6, %indvars_iv10" [../layers_c/padding2d.cpp:13]   --->   Operation 150 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (1.81ns)   --->   "%add_ln13_7 = add i14 %zext_ln13_6, %phi_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 151 'add' 'add_ln13_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (1.81ns)   --->   "%add_ln13_10 = add i14 %indvars_iv1, %zext_ln13_10" [../layers_c/padding2d.cpp:13]   --->   Operation 152 'add' 'add_ln13_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (1.78ns)   --->   "%add_ln13_15 = add i5 %add_ln13_13, %indvars_iv" [../layers_c/padding2d.cpp:13]   --->   Operation 153 'add' 'add_ln13_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (1.78ns)   --->   "%add_ln13_16 = add i5 %add_ln13_13, %indvars_iv2" [../layers_c/padding2d.cpp:13]   --->   Operation 154 'add' 'add_ln13_16' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read  (read             ) [ 00100000000000]
input_height_read (read             ) [ 00000000000000]
sext_ln5_1        (sext             ) [ 00100000000000]
trunc_ln13        (trunc            ) [ 00100000000000]
add_ln13          (add              ) [ 00100000000000]
zext_ln13_1       (zext             ) [ 00000000000000]
zext_ln13_4       (zext             ) [ 00000000000000]
mul_ln13_1        (mul              ) [ 00100000000000]
empty             (trunc            ) [ 00100000000000]
trunc_ln13_1      (trunc            ) [ 00100000000000]
empty_25          (trunc            ) [ 00111111111111]
input_depth_read  (read             ) [ 00000000000000]
sext_ln5          (sext             ) [ 00000000000000]
zext_ln13         (zext             ) [ 00011111111111]
zext_ln13_2       (zext             ) [ 00011111111111]
zext_ln13_3       (zext             ) [ 00000000000000]
mul_ln13          (mul              ) [ 00011111111111]
zext_ln13_5       (zext             ) [ 00011111111111]
empty_23          (add              ) [ 00111111111111]
p_cast9           (zext             ) [ 00011111111111]
p_cast8           (zext             ) [ 00000000000000]
p_cast7           (zext             ) [ 00000000000000]
p_cast6           (zext             ) [ 00111111111111]
empty_24          (add              ) [ 00000000000000]
p_cast5           (zext             ) [ 00011111111111]
p_cast4           (zext             ) [ 00000000000000]
add_ln13_1        (add              ) [ 00000000000000]
add_ln13_2        (add              ) [ 00000000000000]
zext_ln13_6       (zext             ) [ 00011111111111]
add_ln13_3        (add              ) [ 00000000000000]
zext_ln13_7       (zext             ) [ 00111111111111]
shl_ln13          (shl              ) [ 00000000000000]
zext_ln13_8       (zext             ) [ 00000000000000]
add_ln13_4        (add              ) [ 00000000000000]
zext_ln13_9       (zext             ) [ 00111111111111]
add_ln13_5        (add              ) [ 00000000000000]
add_ln13_11       (add              ) [ 00000000000000]
add_ln13_12       (add              ) [ 00111111111111]
add_ln13_13       (add              ) [ 00011111111111]
empty_26          (trunc            ) [ 00011111111111]
add_ln13_8        (add              ) [ 00000000000000]
add_ln13_9        (add              ) [ 00000000000000]
zext_ln13_10      (zext             ) [ 00011111111111]
br_ln13           (br               ) [ 00111111111111]
indvars_iv2       (phi              ) [ 00011111111111]
indvars_iv        (phi              ) [ 00011111111111]
indvars_iv1       (phi              ) [ 00011111111111]
phi_ln13          (phi              ) [ 00011111111111]
indvars_iv10      (phi              ) [ 00011111111111]
o_count_0         (phi              ) [ 00011100000000]
i_count_0         (phi              ) [ 00011111111100]
depth_0           (phi              ) [ 00010000000000]
empty_27          (speclooptripcount) [ 00000000000000]
icmp_ln13         (icmp             ) [ 00011111111111]
depth             (add              ) [ 00111111111111]
br_ln13           (br               ) [ 00000000000000]
br_ln0            (br               ) [ 00011111111111]
ret_ln0           (ret              ) [ 00000000000000]
o_count_1         (phi              ) [ 00001000000000]
empty_28          (speclooptripcount) [ 00000000000000]
trunc_ln15        (trunc            ) [ 00000000000000]
icmp_ln15         (icmp             ) [ 00011111111111]
br_ln15           (br               ) [ 00000000000000]
tmp               (specregionbegin  ) [ 00000000000000]
specpipeline_ln18 (specpipeline     ) [ 00000000000000]
zext_ln19         (zext             ) [ 00000000000000]
output_addr       (getelementptr    ) [ 00000000000000]
store_ln19        (store            ) [ 00000000000000]
add_ln20          (add              ) [ 00011111111111]
empty_29          (specregionend    ) [ 00000000000000]
br_ln15           (br               ) [ 00011111111111]
i_count           (add              ) [ 00110011111111]
add_ln23          (add              ) [ 00000000000000]
add_ln23_1        (add              ) [ 00000011111110]
br_ln23           (br               ) [ 00011111111111]
phi_ln13_1        (phi              ) [ 00000011111100]
o_count           (phi              ) [ 00000011111100]
o_count_2         (phi              ) [ 00000011110000]
i_count_1         (phi              ) [ 00000011100000]
height_0          (phi              ) [ 00000010000000]
empty_30          (speclooptripcount) [ 00000000000000]
icmp_ln23         (icmp             ) [ 00011111111111]
height            (add              ) [ 00011111111111]
br_ln23           (br               ) [ 00000000000000]
add_ln30          (add              ) [ 00011111111111]
br_ln25           (br               ) [ 00011111111111]
add_ln20_1        (add              ) [ 00110000000011]
br_ln43           (br               ) [ 00011111111111]
o_count_3         (phi              ) [ 00000001100000]
i_count_2         (phi              ) [ 00000001000000]
icmp_ln25         (icmp             ) [ 00011111111111]
empty_31          (speclooptripcount) [ 00000000000000]
br_ln25           (br               ) [ 00000000000000]
zext_ln29         (zext             ) [ 00000000000000]
input_addr        (getelementptr    ) [ 00000001100000]
add_ln30_1        (add              ) [ 00011111111111]
o_count_7         (add              ) [ 00011111111111]
tmp_8             (specregionbegin  ) [ 00000000000000]
specpipeline_ln28 (specpipeline     ) [ 00000000000000]
input_load        (load             ) [ 00000000000000]
zext_ln29_6       (zext             ) [ 00000000000000]
output_addr_2     (getelementptr    ) [ 00000000000000]
store_ln29        (store            ) [ 00000000000000]
empty_32          (specregionend    ) [ 00000000000000]
br_ln25           (br               ) [ 00011111111111]
add_ln20_2        (add              ) [ 00011110001111]
br_ln34           (br               ) [ 00011111111111]
o_count_4         (phi              ) [ 00000000001000]
icmp_ln34         (icmp             ) [ 00011111111111]
empty_33          (speclooptripcount) [ 00000000000000]
br_ln34           (br               ) [ 00000000000000]
tmp_9             (specregionbegin  ) [ 00000000000000]
specpipeline_ln37 (specpipeline     ) [ 00000000000000]
zext_ln38         (zext             ) [ 00000000000000]
output_addr_3     (getelementptr    ) [ 00000000000000]
store_ln38        (store            ) [ 00000000000000]
o_count_8         (add              ) [ 00011111111111]
empty_34          (specregionend    ) [ 00000000000000]
br_ln34           (br               ) [ 00011111111111]
add_ln23_3        (add              ) [ 00011111111111]
add_ln23_4        (add              ) [ 00011111111111]
br_ln23           (br               ) [ 00011111111111]
o_count_5         (phi              ) [ 00000000000010]
empty_35          (speclooptripcount) [ 00000000000000]
trunc_ln43        (trunc            ) [ 00000000000000]
icmp_ln43         (icmp             ) [ 00011111111111]
br_ln43           (br               ) [ 00000000000000]
tmp_7             (specregionbegin  ) [ 00000000000000]
specpipeline_ln46 (specpipeline     ) [ 00000000000000]
zext_ln47         (zext             ) [ 00000000000000]
output_addr_1     (getelementptr    ) [ 00000000000000]
store_ln47        (store            ) [ 00000000000000]
o_count_6         (add              ) [ 00011111111111]
empty_36          (specregionend    ) [ 00000000000000]
br_ln43           (br               ) [ 00011111111111]
add_ln13_6        (add              ) [ 00111111111111]
add_ln13_7        (add              ) [ 00111111111111]
add_ln13_10       (add              ) [ 00111111111111]
add_ln13_15       (add              ) [ 00111111111111]
add_ln13_16       (add              ) [ 00111111111111]
br_ln13           (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str418"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="input_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_height_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_depth_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/4 store_ln29/8 store_ln38/10 store_ln47/12 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_addr_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="14" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/12 "/>
</bind>
</comp>

<comp id="150" class="1005" name="indvars_iv2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvars_iv2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="5" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvars_iv_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="4"/>
<pin id="162" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvars_iv_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="indvars_iv1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="3"/>
<pin id="172" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvars_iv1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="6" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="phi_ln13_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="3"/>
<pin id="182" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_ln13_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="6" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvars_iv10_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="3"/>
<pin id="192" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvars_iv10_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="o_count_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="o_count_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_0/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_count_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="1"/>
<pin id="214" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_count_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_0/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="depth_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="depth_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth_0/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="o_count_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="237" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="o_count_1_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="16" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="phi_ln13_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="3"/>
<pin id="247" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln13_1 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="phi_ln13_1_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="14" slack="3"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_1/6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="o_count_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="o_count_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="14" slack="3"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="o_count_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="1"/>
<pin id="269" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="o_count_2_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="14" slack="3"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_count_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="1"/>
<pin id="280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_count_1_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="14" slack="3"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="height_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="height_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height_0/6 "/>
</bind>
</comp>

<comp id="300" class="1005" name="o_count_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="1"/>
<pin id="302" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="o_count_3_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="14" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_count_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="313" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_count_2_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="14" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="o_count_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="323" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="o_count_4_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="3"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/10 "/>
</bind>
</comp>

<comp id="331" class="1005" name="o_count_5_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="o_count_5_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="2"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="16" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln5_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln13_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln13_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln13_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln13_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mul_ln13_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln13_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_25_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln13_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln13_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln13_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln13_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="0"/>
<pin id="396" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln13_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_23_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="1"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_cast9_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_cast8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_cast7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_cast6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_24_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="1"/>
<pin id="426" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_cast5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_cast4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln13_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="1"/>
<pin id="439" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln13_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln13_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln13_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="1"/>
<pin id="454" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln13_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="shl_ln13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln13_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_8/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln13_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln13_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_9/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln13_5_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln13_11_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_11/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln13_12_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_12/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln13_13_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_13/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="empty_26_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln13_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="1"/>
<pin id="508" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln13_9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln13_10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_10/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln13_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="depth_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln15_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln15_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="1"/>
<pin id="538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln19_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln20_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_count_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="3"/>
<pin id="554" dir="0" index="1" bw="14" slack="2"/>
<pin id="555" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln23_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="3"/>
<pin id="559" dir="0" index="1" bw="16" slack="2"/>
<pin id="560" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln23_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="3"/>
<pin id="565" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln23_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="5"/>
<pin id="570" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="height_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln30_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="4"/>
<pin id="580" dir="0" index="1" bw="14" slack="0"/>
<pin id="581" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln20_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="0" index="1" bw="5" slack="4"/>
<pin id="586" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln25_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="0" index="1" bw="14" slack="1"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln29_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln30_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="o_count_7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln29_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="14" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln20_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="6"/>
<pin id="617" dir="0" index="1" bw="14" slack="2"/>
<pin id="618" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln34_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="0" index="1" bw="14" slack="3"/>
<pin id="623" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln38_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="o_count_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="14" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln23_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="8"/>
<pin id="639" dir="0" index="1" bw="14" slack="4"/>
<pin id="640" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln23_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="8"/>
<pin id="644" dir="0" index="1" bw="14" slack="4"/>
<pin id="645" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln43_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln43_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="4"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln47_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="o_count_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_6/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln13_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="6"/>
<pin id="670" dir="0" index="1" bw="14" slack="5"/>
<pin id="671" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln13_7_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="6"/>
<pin id="675" dir="0" index="1" bw="14" slack="5"/>
<pin id="676" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln13_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="5"/>
<pin id="680" dir="0" index="1" bw="10" slack="6"/>
<pin id="681" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_10/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln13_15_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="6"/>
<pin id="685" dir="0" index="1" bw="5" slack="5"/>
<pin id="686" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_15/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln13_16_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="6"/>
<pin id="690" dir="0" index="1" bw="5" slack="5"/>
<pin id="691" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_16/13 "/>
</bind>
</comp>

<comp id="693" class="1005" name="input_width_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="1"/>
<pin id="695" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="sext_ln5_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="1"/>
<pin id="702" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln13_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="712" class="1005" name="add_ln13_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="717" class="1005" name="mul_ln13_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="12" slack="1"/>
<pin id="719" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="empty_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="1"/>
<pin id="724" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="728" class="1005" name="trunc_ln13_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="empty_25_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="5"/>
<pin id="735" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="738" class="1005" name="zext_ln13_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="14" slack="6"/>
<pin id="740" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln13_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="4"/>
<pin id="747" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="mul_ln13_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="14" slack="3"/>
<pin id="752" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="755" class="1005" name="zext_ln13_5_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="3"/>
<pin id="757" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_5 "/>
</bind>
</comp>

<comp id="760" class="1005" name="empty_23_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="1"/>
<pin id="762" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="765" class="1005" name="p_cast9_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="3"/>
<pin id="767" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_cast6_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="1"/>
<pin id="772" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="775" class="1005" name="p_cast5_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="4"/>
<pin id="777" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln13_6_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="14" slack="6"/>
<pin id="782" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13_6 "/>
</bind>
</comp>

<comp id="786" class="1005" name="zext_ln13_7_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="1"/>
<pin id="788" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_7 "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln13_9_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="1"/>
<pin id="793" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_9 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln13_12_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_12 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln13_13_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="6"/>
<pin id="803" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln13_13 "/>
</bind>
</comp>

<comp id="807" class="1005" name="empty_26_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln13_10_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="6"/>
<pin id="814" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13_10 "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln13_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="821" class="1005" name="depth_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="0"/>
<pin id="823" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln20_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="834" class="1005" name="i_count_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="1"/>
<pin id="836" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_ln23_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln23_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="849" class="1005" name="height_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="0"/>
<pin id="851" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln30_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="14" slack="0"/>
<pin id="856" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln20_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln25_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="868" class="1005" name="input_addr_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="1"/>
<pin id="870" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln30_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="0"/>
<pin id="875" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="o_count_7_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="0"/>
<pin id="880" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln20_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="1"/>
<pin id="885" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="o_count_8_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="14" slack="0"/>
<pin id="893" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln23_3_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="1"/>
<pin id="898" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="add_ln23_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="14" slack="1"/>
<pin id="903" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_4 "/>
</bind>
</comp>

<comp id="909" class="1005" name="o_count_6_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_6 "/>
</bind>
</comp>

<comp id="914" class="1005" name="add_ln13_6_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="1"/>
<pin id="916" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_6 "/>
</bind>
</comp>

<comp id="919" class="1005" name="add_ln13_7_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="14" slack="1"/>
<pin id="921" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_7 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln13_10_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="1"/>
<pin id="926" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_10 "/>
</bind>
</comp>

<comp id="929" class="1005" name="add_ln13_15_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_15 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln13_16_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="1"/>
<pin id="936" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="119" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="159"><net_src comp="153" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="169"><net_src comp="163" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="173" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="189"><net_src comp="183" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="199"><net_src comp="193" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="244"><net_src comp="200" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="254"><net_src comp="170" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="265"><net_src comp="180" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="276"><net_src comp="190" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="287"><net_src comp="212" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="309"><net_src comp="267" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="320"><net_src comp="278" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="330"><net_src comp="256" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="343"><net_src comp="86" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="80" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="340" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="354" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="86" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="402" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="402" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="415" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="411" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="20" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="460" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="402" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="18" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="479" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="423" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="92" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="465" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="228" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="228" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="238" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="150" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="238" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="550"><net_src comp="238" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="212" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="200" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="293" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="293" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="18" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="281" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="591"><net_src comp="303" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="256" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="314" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="602"><net_src comp="314" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="66" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="303" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="66" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="300" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="619"><net_src comp="267" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="324" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="245" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="324" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="635"><net_src comp="324" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="66" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="256" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="245" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="334" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="160" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="334" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="666"><net_src comp="334" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="190" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="180" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="170" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="160" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="150" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="80" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="703"><net_src comp="340" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="708"><net_src comp="344" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="715"><net_src comp="348" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="720"><net_src comp="362" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="725"><net_src comp="368" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="731"><net_src comp="372" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="736"><net_src comp="376" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="741"><net_src comp="383" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="748"><net_src comp="386" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="753"><net_src comp="393" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="758"><net_src comp="399" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="763"><net_src comp="402" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="768"><net_src comp="407" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="773"><net_src comp="419" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="778"><net_src comp="428" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="783"><net_src comp="447" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="789"><net_src comp="456" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="794"><net_src comp="475" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="799"><net_src comp="489" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="804"><net_src comp="495" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="810"><net_src comp="501" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="815"><net_src comp="516" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="820"><net_src comp="520" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="525" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="832"><net_src comp="546" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="837"><net_src comp="552" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="842"><net_src comp="562" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="848"><net_src comp="567" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="572" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="857"><net_src comp="578" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="862"><net_src comp="583" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="867"><net_src comp="587" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="112" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="876"><net_src comp="598" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="881"><net_src comp="604" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="886"><net_src comp="615" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="894"><net_src comp="631" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="899"><net_src comp="637" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="904"><net_src comp="642" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="912"><net_src comp="662" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="917"><net_src comp="668" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="922"><net_src comp="673" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="927"><net_src comp="678" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="932"><net_src comp="683" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="937"><net_src comp="688" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 8 10 12 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {7 8 }
  - Chain level:
	State 1
		add_ln13 : 1
		zext_ln13_1 : 2
		zext_ln13_4 : 1
		mul_ln13_1 : 3
		empty : 4
		trunc_ln13_1 : 4
	State 2
		zext_ln13_2 : 1
		mul_ln13 : 2
		p_cast9 : 1
		p_cast8 : 1
		p_cast7 : 1
		p_cast6 : 1
		p_cast5 : 1
		p_cast4 : 1
		add_ln13_1 : 2
		add_ln13_2 : 3
		zext_ln13_6 : 4
		add_ln13_3 : 2
		zext_ln13_7 : 3
		zext_ln13_9 : 1
		add_ln13_5 : 1
		add_ln13_11 : 2
		add_ln13_12 : 3
		add_ln13_13 : 2
		add_ln13_9 : 1
		zext_ln13_10 : 2
	State 3
		icmp_ln13 : 1
		depth : 1
		br_ln13 : 2
	State 4
		trunc_ln15 : 1
		icmp_ln15 : 2
		br_ln15 : 3
		zext_ln19 : 1
		output_addr : 2
		store_ln19 : 3
		add_ln20 : 1
		empty_29 : 1
	State 5
		add_ln23_1 : 1
	State 6
		icmp_ln23 : 1
		height : 1
		br_ln23 : 2
		add_ln30 : 1
	State 7
		icmp_ln25 : 1
		br_ln25 : 2
		zext_ln29 : 1
		input_addr : 2
		input_load : 3
		add_ln30_1 : 1
		o_count_7 : 1
	State 8
		output_addr_2 : 1
		store_ln29 : 2
		empty_32 : 1
	State 9
	State 10
		icmp_ln34 : 1
		br_ln34 : 2
		zext_ln38 : 1
		output_addr_3 : 2
		store_ln38 : 3
		o_count_8 : 1
		empty_34 : 1
	State 11
	State 12
		trunc_ln43 : 1
		icmp_ln43 : 2
		br_ln43 : 3
		zext_ln47 : 1
		output_addr_1 : 2
		store_ln47 : 3
		o_count_6 : 1
		empty_36 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln13_fu_348       |    0    |    0    |    15   |
|          |        empty_23_fu_402       |    0    |    0    |    15   |
|          |        empty_24_fu_423       |    0    |    0    |    15   |
|          |       add_ln13_1_fu_436      |    0    |    0    |    16   |
|          |       add_ln13_2_fu_441      |    0    |    0    |    16   |
|          |       add_ln13_3_fu_451      |    0    |    0    |    15   |
|          |       add_ln13_4_fu_469      |    0    |    0    |    15   |
|          |       add_ln13_5_fu_479      |    0    |    0    |    15   |
|          |      add_ln13_11_fu_484      |    0    |    0    |    16   |
|          |      add_ln13_12_fu_489      |    0    |    0    |    16   |
|          |      add_ln13_13_fu_495      |    0    |    0    |    15   |
|          |       add_ln13_8_fu_505      |    0    |    0    |    16   |
|          |       add_ln13_9_fu_510      |    0    |    0    |    16   |
|          |         depth_fu_525         |    0    |    0    |    15   |
|          |        add_ln20_fu_546       |    0    |    0    |    23   |
|          |        i_count_fu_552        |    0    |    0    |    19   |
|    add   |        add_ln23_fu_557       |    0    |    0    |    16   |
|          |       add_ln23_1_fu_562      |    0    |    0    |    16   |
|          |         height_fu_572        |    0    |    0    |    15   |
|          |        add_ln30_fu_578       |    0    |    0    |    19   |
|          |       add_ln20_1_fu_583      |    0    |    0    |    23   |
|          |       add_ln30_1_fu_598      |    0    |    0    |    19   |
|          |       o_count_7_fu_604       |    0    |    0    |    19   |
|          |       add_ln20_2_fu_615      |    0    |    0    |    19   |
|          |       o_count_8_fu_631       |    0    |    0    |    19   |
|          |       add_ln23_3_fu_637      |    0    |    0    |    19   |
|          |       add_ln23_4_fu_642      |    0    |    0    |    19   |
|          |       o_count_6_fu_662       |    0    |    0    |    23   |
|          |       add_ln13_6_fu_668      |    0    |    0    |    19   |
|          |       add_ln13_7_fu_673      |    0    |    0    |    19   |
|          |      add_ln13_10_fu_678      |    0    |    0    |    19   |
|          |      add_ln13_15_fu_683      |    0    |    0    |    15   |
|          |      add_ln13_16_fu_688      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln13_fu_520       |    0    |    0    |    11   |
|          |       icmp_ln15_fu_535       |    0    |    0    |    11   |
|   icmp   |       icmp_ln23_fu_567       |    0    |    0    |    11   |
|          |       icmp_ln25_fu_587       |    0    |    0    |    13   |
|          |       icmp_ln34_fu_620       |    0    |    0    |    13   |
|          |       icmp_ln43_fu_651       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln13_1_fu_362      |    0    |    0    |    33   |
|          |        mul_ln13_fu_393       |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_80 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_86 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_92 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln5_1_fu_340      |    0    |    0    |    0    |
|          |        sext_ln5_fu_380       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln13_fu_344      |    0    |    0    |    0    |
|          |         empty_fu_368         |    0    |    0    |    0    |
|          |      trunc_ln13_1_fu_372     |    0    |    0    |    0    |
|   trunc  |        empty_25_fu_376       |    0    |    0    |    0    |
|          |        empty_26_fu_501       |    0    |    0    |    0    |
|          |       trunc_ln15_fu_531      |    0    |    0    |    0    |
|          |       trunc_ln43_fu_647      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln13_1_fu_354      |    0    |    0    |    0    |
|          |      zext_ln13_4_fu_358      |    0    |    0    |    0    |
|          |       zext_ln13_fu_383       |    0    |    0    |    0    |
|          |      zext_ln13_2_fu_386      |    0    |    0    |    0    |
|          |      zext_ln13_3_fu_390      |    0    |    0    |    0    |
|          |      zext_ln13_5_fu_399      |    0    |    0    |    0    |
|          |        p_cast9_fu_407        |    0    |    0    |    0    |
|          |        p_cast8_fu_411        |    0    |    0    |    0    |
|          |        p_cast7_fu_415        |    0    |    0    |    0    |
|          |        p_cast6_fu_419        |    0    |    0    |    0    |
|   zext   |        p_cast5_fu_428        |    0    |    0    |    0    |
|          |        p_cast4_fu_432        |    0    |    0    |    0    |
|          |      zext_ln13_6_fu_447      |    0    |    0    |    0    |
|          |      zext_ln13_7_fu_456      |    0    |    0    |    0    |
|          |      zext_ln13_8_fu_465      |    0    |    0    |    0    |
|          |      zext_ln13_9_fu_475      |    0    |    0    |    0    |
|          |      zext_ln13_10_fu_516     |    0    |    0    |    0    |
|          |       zext_ln19_fu_541       |    0    |    0    |    0    |
|          |       zext_ln29_fu_593       |    0    |    0    |    0    |
|          |      zext_ln29_6_fu_610      |    0    |    0    |    0    |
|          |       zext_ln38_fu_626       |    0    |    0    |    0    |
|          |       zext_ln47_fu_657       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln13_fu_460       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   707   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln13_10_reg_924  |   14   |
|   add_ln13_12_reg_796  |    5   |
|   add_ln13_13_reg_801  |    5   |
|   add_ln13_15_reg_929  |    5   |
|   add_ln13_16_reg_934  |    5   |
|   add_ln13_6_reg_914   |   14   |
|   add_ln13_7_reg_919   |   14   |
|    add_ln13_reg_712    |    5   |
|   add_ln20_1_reg_859   |   16   |
|   add_ln20_2_reg_883   |   14   |
|    add_ln20_reg_829    |   16   |
|   add_ln23_1_reg_839   |   16   |
|   add_ln23_3_reg_896   |   14   |
|   add_ln23_4_reg_901   |   14   |
|   add_ln30_1_reg_873   |   14   |
|    add_ln30_reg_854    |   14   |
|     depth_0_reg_224    |    5   |
|      depth_reg_821     |    5   |
|    empty_23_reg_760    |    5   |
|    empty_25_reg_733    |    5   |
|    empty_26_reg_807    |    5   |
|      empty_reg_722     |   10   |
|    height_0_reg_289    |    5   |
|     height_reg_849     |    5   |
|    i_count_0_reg_212   |   14   |
|    i_count_1_reg_278   |   14   |
|    i_count_2_reg_311   |   14   |
|     i_count_reg_834    |   14   |
|    icmp_ln13_reg_817   |    1   |
|    icmp_ln23_reg_845   |    1   |
|    icmp_ln25_reg_864   |    1   |
|  indvars_iv10_reg_190  |   14   |
|   indvars_iv1_reg_170  |   14   |
|   indvars_iv2_reg_150  |    5   |
|   indvars_iv_reg_160   |    5   |
|   input_addr_reg_868   |   14   |
|input_width_read_reg_693|    6   |
|   mul_ln13_1_reg_717   |   12   |
|    mul_ln13_reg_750    |   14   |
|    o_count_0_reg_200   |   16   |
|    o_count_1_reg_235   |   16   |
|    o_count_2_reg_267   |   14   |
|    o_count_3_reg_300   |   14   |
|    o_count_4_reg_321   |   14   |
|    o_count_5_reg_331   |   16   |
|    o_count_6_reg_909   |   16   |
|    o_count_7_reg_878   |   14   |
|    o_count_8_reg_891   |   14   |
|     o_count_reg_256    |   14   |
|     p_cast5_reg_775    |   16   |
|     p_cast6_reg_770    |   14   |
|     p_cast9_reg_765    |   16   |
|   phi_ln13_1_reg_245   |   14   |
|    phi_ln13_reg_180    |   14   |
|   sext_ln5_1_reg_700   |    7   |
|  trunc_ln13_1_reg_728  |    5   |
|   trunc_ln13_reg_705   |    5   |
|  zext_ln13_10_reg_812  |   14   |
|   zext_ln13_2_reg_745  |   14   |
|   zext_ln13_5_reg_755  |   16   |
|   zext_ln13_6_reg_780  |   14   |
|   zext_ln13_7_reg_786  |   14   |
|   zext_ln13_9_reg_791  |   14   |
|    zext_ln13_reg_738   |   14   |
+------------------------+--------+
|          Total         |   712  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_105 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_119 |  p0  |   2  |  14  |   28   ||    9    |
| o_count_0_reg_200 |  p0  |   2  |  16  |   32   ||    9    |
| i_count_0_reg_212 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   712  |   764  |
+-----------+--------+--------+--------+--------+
