$date
	Wed Oct 31 16:57:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mine_tb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & F $end
$var integer 32 ' k [31:0] $end
$scope module the_circuit $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#100
1%
1$
b1 '
#200
0%
1&
0$
1#
b10 '
#300
1%
1$
b11 '
#400
0%
0$
0#
1"
b100 '
#500
0&
1$
b101 '
#600
1%
0$
1#
b110 '
#700
1$
b111 '
#800
0$
0#
0"
1!
b1000 '
