=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01 results\mistral_7b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01.sv dataset_code-complete-iccad2023/Prob066_edgecapture_test.sv dataset_code-complete-iccad2023/Prob066_edgecapture_ref.sv
Return code: 0

--- stdout ---


--- stderr ---
results\mistral_7b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01.sv:26: warning: implicit definition of wire 'out_sync'.


=== Test Execution (FIXED) ===
Command: vvp results\mistral_7b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out' has 227 mismatches. First mismatch occurred at time 100.
Hint: Total mismatched samples is 227 out of 266 samples

Simulation finished at 1330 ps
Mismatches: 227 in 266 samples


--- stderr ---
