
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 283.08

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 383.92 fmax = 2604.68

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  37.37 source latency u_cpu.imem_addr[6]$_DFF_PN0_/CLK ^
 -34.07 target latency u_cpu.imem_addr[8]$_DFF_PN0_/CLK ^
  15.00 clock uncertainty
  -0.44 CRPR
--------------
  17.87 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19    0.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.56    7.93   11.62   11.81 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.94    0.16   11.97 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.32   25.66   21.90   33.87 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 25.72    0.79   34.66 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   12.00   41.52   76.18 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _001_ (net)
                 12.00    0.02   76.20 ^ _261_/A (INVx1_ASAP7_75t_R)
     1    0.61    6.36    5.89   82.09 v _261_/Y (INVx1_ASAP7_75t_R)
                                         u_cpu.ex_wb_reg_write_a (net)
                  6.36    0.03   82.12 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 82.12   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.68    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.82    8.74   12.04   12.25 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  8.75    0.19   12.44 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    8.64   29.88   23.85   36.29 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 29.98    1.03   37.32 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         15.00   52.32   clock uncertainty
                         -2.42   49.91   clock reconvergence pessimism
                         15.46   65.37   library hold time
                                 65.37   data required time
-----------------------------------------------------------------------------
                                 65.37   data required time
                                -82.12   data arrival time
-----------------------------------------------------------------------------
                                 16.75   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.68    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.82    8.74   12.04   12.25 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  8.75    0.19   12.44 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    8.39   28.92   23.62   36.07 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 29.00    0.90   36.97 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    2.95   27.46   53.13   90.10 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _081_ (net)
                 27.47    0.16   90.26 v _273_/A (INVx1_ASAP7_75t_R)
     2    1.63   16.74   13.63  103.89 ^ _273_/Y (INVx1_ASAP7_75t_R)
                                         net105 (net)
                 16.74    0.08  103.97 ^ _447_/B (HAxp5_ASAP7_75t_R)
     1    0.80   20.21   13.97  117.93 v _447_/CON (HAxp5_ASAP7_75t_R)
                                         _079_ (net)
     1    0.86   21.04   11.74  129.68 ^ _447_/SN (HAxp5_ASAP7_75t_R)
                                         _080_ (net)
                 21.05    0.09  129.77 ^ place424/A (BUFx3_ASAP7_75t_R)
     1    2.33    8.52   16.93  146.70 ^ place424/Y (BUFx3_ASAP7_75t_R)
                                         net423 (net)
                  8.56    0.32  147.02 ^ _280_/A (NOR2x2_ASAP7_75t_R)
     1    0.90    7.55    7.98  155.00 v _280_/Y (NOR2x2_ASAP7_75t_R)
                                         _139_ (net)
                  7.55    0.07  155.07 v place418/A (BUFx3_ASAP7_75t_R)
    10    8.16   17.99   18.71  173.78 v place418/Y (BUFx3_ASAP7_75t_R)
                                         net417 (net)
                 18.31    1.32  175.10 v _291_/B (OR3x2_ASAP7_75t_R)
     2    1.85   13.05   32.52  207.62 v _291_/Y (OR3x2_ASAP7_75t_R)
                                         _105_ (net)
                 13.06    0.16  207.78 v _295_/A (OR2x2_ASAP7_75t_R)
     1    1.37    9.03   21.36  229.14 v _295_/Y (OR2x2_ASAP7_75t_R)
                                         _117_ (net)
                  9.04    0.18  229.32 v _464_/A (HAxp5_ASAP7_75t_R)
     1    1.30   29.22   30.79  260.11 v _464_/SN (HAxp5_ASAP7_75t_R)
                                         _249_ (net)
                 29.22    0.17  260.28 v _465_/B (HAxp5_ASAP7_75t_R)
     1    0.86   22.27   18.90  279.17 ^ _465_/CON (HAxp5_ASAP7_75t_R)
                                         _051_ (net)
                 22.27    0.06  279.23 ^ place393/A (BUFx3_ASAP7_75t_R)
     2    2.81    9.42   17.72  296.95 ^ place393/Y (BUFx3_ASAP7_75t_R)
                                         net392 (net)
                  9.46    0.30  297.25 ^ _320_/A (INVx1_ASAP7_75t_R)
     1    1.94   12.18    8.84  306.10 v _320_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                 12.20    0.24  306.33 v _435_/CI (FAx1_ASAP7_75t_R)
     1    0.84   24.49   34.33  340.66 v _435_/SN (FAx1_ASAP7_75t_R)
                                         _050_ (net)
                 24.49    0.06  340.72 v place373/A (BUFx3_ASAP7_75t_R)
     3    2.61    8.30   19.17  359.88 v place373/Y (BUFx3_ASAP7_75t_R)
                                         net372 (net)
                  8.31    0.11  360.00 v _349_/A (OR3x1_ASAP7_75t_R)
     1    0.70    9.51   21.86  381.86 v _349_/Y (OR3x1_ASAP7_75t_R)
                                         _162_ (net)
                  9.52    0.07  381.93 v _353_/A2 (AO32x1_ASAP7_75t_R)
     1    1.02   10.12   22.27  404.20 v _353_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[12] (net)
                 10.13    0.14  404.34 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                404.34   data arrival time

                        667.00  667.00   clock core_clock (rise edge)
                          0.00  667.00   clock source latency
     1    2.09    0.00    0.00  667.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19  667.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.56    7.93   11.62  678.81 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.94    0.16  678.97 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.32   25.66   21.90  700.87 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 25.69    0.58  701.46 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -15.00  686.46   clock uncertainty
                          0.44  686.90   clock reconvergence pessimism
                          0.52  687.42   library setup time
                                687.42   data required time
-----------------------------------------------------------------------------
                                687.42   data required time
                               -404.34   data arrival time
-----------------------------------------------------------------------------
                                283.08   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.68    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.82    8.74   12.04   12.25 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  8.75    0.19   12.44 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    8.39   28.92   23.62   36.07 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 29.00    0.90   36.97 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    2.95   27.46   53.13   90.10 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _081_ (net)
                 27.47    0.16   90.26 v _273_/A (INVx1_ASAP7_75t_R)
     2    1.63   16.74   13.63  103.89 ^ _273_/Y (INVx1_ASAP7_75t_R)
                                         net105 (net)
                 16.74    0.08  103.97 ^ _447_/B (HAxp5_ASAP7_75t_R)
     1    0.80   20.21   13.97  117.93 v _447_/CON (HAxp5_ASAP7_75t_R)
                                         _079_ (net)
     1    0.86   21.04   11.74  129.68 ^ _447_/SN (HAxp5_ASAP7_75t_R)
                                         _080_ (net)
                 21.05    0.09  129.77 ^ place424/A (BUFx3_ASAP7_75t_R)
     1    2.33    8.52   16.93  146.70 ^ place424/Y (BUFx3_ASAP7_75t_R)
                                         net423 (net)
                  8.56    0.32  147.02 ^ _280_/A (NOR2x2_ASAP7_75t_R)
     1    0.90    7.55    7.98  155.00 v _280_/Y (NOR2x2_ASAP7_75t_R)
                                         _139_ (net)
                  7.55    0.07  155.07 v place418/A (BUFx3_ASAP7_75t_R)
    10    8.16   17.99   18.71  173.78 v place418/Y (BUFx3_ASAP7_75t_R)
                                         net417 (net)
                 18.31    1.32  175.10 v _291_/B (OR3x2_ASAP7_75t_R)
     2    1.85   13.05   32.52  207.62 v _291_/Y (OR3x2_ASAP7_75t_R)
                                         _105_ (net)
                 13.06    0.16  207.78 v _295_/A (OR2x2_ASAP7_75t_R)
     1    1.37    9.03   21.36  229.14 v _295_/Y (OR2x2_ASAP7_75t_R)
                                         _117_ (net)
                  9.04    0.18  229.32 v _464_/A (HAxp5_ASAP7_75t_R)
     1    1.30   29.22   30.79  260.11 v _464_/SN (HAxp5_ASAP7_75t_R)
                                         _249_ (net)
                 29.22    0.17  260.28 v _465_/B (HAxp5_ASAP7_75t_R)
     1    0.86   22.27   18.90  279.17 ^ _465_/CON (HAxp5_ASAP7_75t_R)
                                         _051_ (net)
                 22.27    0.06  279.23 ^ place393/A (BUFx3_ASAP7_75t_R)
     2    2.81    9.42   17.72  296.95 ^ place393/Y (BUFx3_ASAP7_75t_R)
                                         net392 (net)
                  9.46    0.30  297.25 ^ _320_/A (INVx1_ASAP7_75t_R)
     1    1.94   12.18    8.84  306.10 v _320_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                 12.20    0.24  306.33 v _435_/CI (FAx1_ASAP7_75t_R)
     1    0.84   24.49   34.33  340.66 v _435_/SN (FAx1_ASAP7_75t_R)
                                         _050_ (net)
                 24.49    0.06  340.72 v place373/A (BUFx3_ASAP7_75t_R)
     3    2.61    8.30   19.17  359.88 v place373/Y (BUFx3_ASAP7_75t_R)
                                         net372 (net)
                  8.31    0.11  360.00 v _349_/A (OR3x1_ASAP7_75t_R)
     1    0.70    9.51   21.86  381.86 v _349_/Y (OR3x1_ASAP7_75t_R)
                                         _162_ (net)
                  9.52    0.07  381.93 v _353_/A2 (AO32x1_ASAP7_75t_R)
     1    1.02   10.12   22.27  404.20 v _353_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[12] (net)
                 10.13    0.14  404.34 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                404.34   data arrival time

                        667.00  667.00   clock core_clock (rise edge)
                          0.00  667.00   clock source latency
     1    2.09    0.00    0.00  667.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19  667.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.56    7.93   11.62  678.81 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.94    0.16  678.97 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.32   25.66   21.90  700.87 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 25.69    0.58  701.46 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -15.00  686.46   clock uncertainty
                          0.44  686.90   clock reconvergence pessimism
                          0.52  687.42   library setup time
                                687.42   data required time
-----------------------------------------------------------------------------
                                687.42   data required time
                               -404.34   data arrival time
-----------------------------------------------------------------------------
                                283.08   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.2362945079803467

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
40.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0559

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
20.868480682373047

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9057

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  12.25   12.25 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.81   36.07 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.90   36.97 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  53.13   90.10 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
  13.79  103.89 ^ _273_/Y (INVx1_ASAP7_75t_R)
  14.04  117.93 v _447_/CON (HAxp5_ASAP7_75t_R)
  11.74  129.68 ^ _447_/SN (HAxp5_ASAP7_75t_R)
  17.02  146.70 ^ place424/Y (BUFx3_ASAP7_75t_R)
   8.30  155.00 v _280_/Y (NOR2x2_ASAP7_75t_R)
  18.78  173.78 v place418/Y (BUFx3_ASAP7_75t_R)
  33.85  207.62 v _291_/Y (OR3x2_ASAP7_75t_R)
  21.52  229.14 v _295_/Y (OR2x2_ASAP7_75t_R)
  30.97  260.11 v _464_/SN (HAxp5_ASAP7_75t_R)
  19.06  279.17 ^ _465_/CON (HAxp5_ASAP7_75t_R)
  17.78  296.95 ^ place393/Y (BUFx3_ASAP7_75t_R)
   9.14  306.10 v _320_/Y (INVx1_ASAP7_75t_R)
  34.56  340.66 v _435_/SN (FAx1_ASAP7_75t_R)
  19.22  359.88 v place373/Y (BUFx3_ASAP7_75t_R)
  21.97  381.86 v _349_/Y (OR3x1_ASAP7_75t_R)
  22.35  404.20 v _353_/Y (AO32x1_ASAP7_75t_R)
   0.14  404.34 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
         404.34   data arrival time

 667.00  667.00   clock core_clock (rise edge)
   0.00  667.00   clock source latency
   0.00  667.00 ^ clk (in)
  11.81  678.81 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.06  700.87 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.58  701.46 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -15.00  686.46   clock uncertainty
   0.44  686.90   clock reconvergence pessimism
   0.52  687.42   library setup time
         687.42   data required time
---------------------------------------------------------
         687.42   data required time
        -404.34   data arrival time
---------------------------------------------------------
         283.08   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.81   11.81 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.06   33.87 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.79   34.66 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  41.52   76.18 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   5.91   82.09 v _261_/Y (INVx1_ASAP7_75t_R)
   0.03   82.12 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
          82.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  12.25   12.25 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  24.04   36.29 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   1.03   37.32 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  15.00   52.32   clock uncertainty
  -2.42   49.91   clock reconvergence pessimism
  15.46   65.37   library hold time
          65.37   data required time
---------------------------------------------------------
          65.37   data required time
         -82.12   data arrival time
---------------------------------------------------------
          16.75   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
404.3433

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
283.0758

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
70.008777

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-05   0.00e+00   1.51e-09   2.29e-05  39.8%
Combinational          4.55e-07   1.03e-06   3.87e-08   1.53e-06   2.7%
Clock                  1.63e-05   1.68e-05   3.59e-10   3.31e-05  57.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.96e-05   1.78e-05   4.06e-08   5.75e-05 100.0%
                          69.0%      31.0%       0.1%
