

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Fri Nov 11 15:26:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        CORDIC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V = alloca i32 1"   --->   Operation 5 'alloca' 'x_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 6 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 7 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %temp_V"   --->   Operation 9 'read' 'temp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y_V_1"   --->   Operation 10 'read' 'y_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %y_V_1_read, i16 %y_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %temp_V_read, i16 %x_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_V_1 = load i5 %j_V"   --->   Operation 16 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln1072 = icmp_eq  i5 %j_V_1, i5 16"   --->   Operation 18 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln885 = add i5 %j_V_1, i5 1"   --->   Operation 20 'add' 'add_ln885' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln1072, void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287.split_ifconv, void %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.exitStub" [CORDIC/solution1/cordiccart2pol.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_V_load_1 = load i16 %x_V"   --->   Operation 22 'load' 'x_V_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%y_V_load = load i16 %y_V"   --->   Operation 23 'load' 'y_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_V_cast = zext i5 %j_V_1"   --->   Operation 24 'zext' 'j_V_cast' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sh = trunc i5 %j_V_1"   --->   Operation 25 'trunc' 'sh' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1452 = zext i4 %sh"   --->   Operation 26 'zext' 'zext_ln1452' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.98ns)   --->   "%r_V = ashr i16 %x_V_load_1, i16 %zext_ln1452"   --->   Operation 27 'ashr' 'r_V' <Predicate = (!icmp_ln1072)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.98ns)   --->   "%r_V_1 = ashr i16 %y_V_load, i16 %zext_ln1452"   --->   Operation 28 'ashr' 'r_V_1' <Predicate = (!icmp_ln1072)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_V_load, i32 15"   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%angles_V_addr = getelementptr i12 %angles_V, i64 0, i64 %j_V_cast"   --->   Operation 30 'getelementptr' 'angles_V_addr' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 31 'load' 'angles_V_load' <Predicate = (!icmp_ln1072)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%x_V_1 = add i16 %r_V_1, i16 %x_V_load_1"   --->   Operation 32 'add' 'x_V_1' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.07ns)   --->   "%y_V_2 = sub i16 %y_V_load, i16 %r_V"   --->   Operation 33 'sub' 'y_V_2' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%x_V_2 = sub i16 %x_V_load_1, i16 %r_V_1"   --->   Operation 34 'sub' 'x_V_2' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.07ns)   --->   "%y_V_3 = add i16 %r_V, i16 %y_V_load"   --->   Operation 35 'add' 'y_V_3' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%x_V_3 = select i1 %tmp, i16 %x_V_2, i16 %x_V_1"   --->   Operation 36 'select' 'x_V_3' <Predicate = (!icmp_ln1072)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%y_V_4 = select i1 %tmp, i16 %y_V_3, i16 %y_V_2"   --->   Operation 37 'select' 'y_V_4' <Predicate = (!icmp_ln1072)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i5 %add_ln885, i5 %j_V"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_V_load = load i16 %x_V"   --->   Operation 50 'load' 'x_V_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load6 = load i16 %empty"   --->   Operation 51 'load' 'p_load6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load6"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %x_V_2_out, i16 %x_V_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.79>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty"   --->   Operation 39 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [CORDIC/solution1/cordiccart2pol.cpp:9]   --->   Operation 40 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 41 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %angles_V_load"   --->   Operation 42 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln712 = add i16 %zext_ln712, i16 %p_load"   --->   Operation 43 'add' 'add_ln712' <Predicate = (!tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 %p_load, i16 %zext_ln712"   --->   Operation 44 'sub' 'sub_ln712' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%select_ln1549 = select i1 %tmp, i16 %sub_ln712, i16 %add_ln712"   --->   Operation 45 'select' 'select_ln1549' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %select_ln1549, i16 %empty"   --->   Operation 46 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %y_V_4, i16 %y_V"   --->   Operation 47 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %x_V_3, i16 %x_V"   --->   Operation 48 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'empty' [12]  (1.59 ns)

 <State 2>: 6.87ns
The critical path consists of the following:
	'load' operation ('j.V') on local variable 'j.V' [18]  (0 ns)
	'ashr' operation ('r.V') [33]  (3.99 ns)
	'sub' operation ('x.V') [41]  (2.08 ns)
	'select' operation ('x.V') [45]  (0.805 ns)

 <State 3>: 6.79ns
The critical path consists of the following:
	'load' operation ('angles_V_load') on array 'angles_V' [36]  (2.32 ns)
	'add' operation ('add_ln712') [40]  (2.08 ns)
	'select' operation ('select_ln1549') [44]  (0.805 ns)
	'store' operation ('store_ln1549') of variable 'select_ln1549' on local variable 'empty' [47]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
