<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='114' type='const llvm::RegisterBankInfo::InstructionMapping &amp; llvm::AArch64RegisterBankInfo::getSameKindOfOperandsMapping(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='106'>/// Get an instruction mapping where all the operands map to
  /// the same register bank and have similar size.
  ///
  /// \pre MI.getNumOperands() &lt;= 3
  ///
  /// \return An InstructionMappings with a statically allocated
  /// OperandsMapping.</doc>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='417' ll='458' type='const RegisterBankInfo::InstructionMapping &amp; llvm::AArch64RegisterBankInfo::getSameKindOfOperandsMapping(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='549' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
