# SPDX-License-Identifier: Apache-2.0
# Timing constraint for the ASIC PPA flow: one clock on the timing wrapper (ppa/pans_cores_timed.sv), whose
# inputs are registered, so every path that matters runs register to register. CLOCK_PERIOD comes from the
# environment in the platform libraries' time unit (the Makefile's ASIC_TIME_UNIT_<platform>); it is relaxed on
# purpose so the tools do not resize logic to chase timing, and the report gives the design's own critical path.
current_design $::env(DESIGN_NAME)
set clk_period $::env(CLOCK_PERIOD)
create_clock -name core_clock -period $clk_period [get_ports clk]
set_input_delay  [expr $clk_period * 0.2] -clock core_clock [all_inputs -no_clocks]
set_output_delay [expr $clk_period * 0.2] -clock core_clock [all_outputs]
