Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 26 20:09:18 2020
| Host         : DESKTOP-KE3UBO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_simple_wrapper_timing_summary_routed.rpt -pb lab3_simple_wrapper_timing_summary_routed.pb -rpx lab3_simple_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_simple_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.769        0.000                      0                 2778        0.056        0.000                      0                 2778        4.020        0.000                       0                  1023  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.769        0.000                      0                 2778        0.056        0.000                      0                 2778        4.020        0.000                       0                  1023  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[0]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_153
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[10]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_143
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[11]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_142
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[12]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_141
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[13]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_140
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[14]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_139
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[15]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_138
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[16]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_137
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[17]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_136
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 6.490ns (84.604%)  route 1.181ns (15.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.689     2.983    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.437 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DOBDO[16]
                         net (fo=4, routed)           1.179     6.617    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST_n_15
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036    10.653 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0/PCOUT[18]
                         net (fo=1, routed)           0.002    10.655    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain0_n_135
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    12.748    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.154    12.823    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.423    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.555     0.891    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[28]/Q
                         net (fo=1, routed)           0.106     1.161    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[28]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.554     0.890    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[10]/Q
                         net (fo=1, routed)           0.108     1.161    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[10]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.554     0.890    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[12]/Q
                         net (fo=1, routed)           0.108     1.161    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[12]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.556     0.892    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[19]/Q
                         net (fo=1, routed)           0.107     1.162    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[19]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.556     0.892    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[21]/Q
                         net (fo=1, routed)           0.107     1.162    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[21]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.556     0.892    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[23]/Q
                         net (fo=1, routed)           0.107     1.162    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[23]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.555     0.891    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[17]/Q
                         net (fo=1, routed)           0.108     1.162    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[17]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.105    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.575     0.911    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.056     1.107    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y92         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.843     1.209    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.046%)  route 0.165ns (53.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.554     0.890    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/s00_axi_aclk
    SLICE_X35Y84         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[11]__0/Q
                         net (fo=1, routed)           0.165     1.196    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/datain[11]
    RAMB36_X2Y16         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.860     1.226    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.962    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.117    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.403%)  route 0.112ns (46.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.555     0.891    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/data_in_reg[7]/Q
                         net (fo=1, routed)           0.112     1.130    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/Q[7]
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.865     1.231    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101     1.051    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y37     lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y35     lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y82    lab3_simple_i/super_multiplication_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y103   lab3_simple_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



