<profile>

<section name = "Vivado HLS Report for 'matmul_hw'" level="0">
<item name = "Date">Thu Apr 20 16:46:17 2017
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">hls_matmul_float</item>
<item name = "Solution">matmul_2b</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.26, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">119, 119, 120, 120, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_col">117, 117, 28, 6, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
