module shifter (
    input a[16],  // clock
    input b[4],  // reset
    input alufn_signal[6],
    output out[16]
  ) {

  always {
  case(alufn_signal){
    default: out = a;
    b100000: out = a << b;
    b100001: out = a >> b;
      
    // Signed right shift 
    b100011: out = $signed(a) >>> b;
  }
}
