OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 173999 components and 696983 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 652508 connections.
[INFO ODB-0133]     Created 13132 nets and 44231 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_proj_example
Die area:                 ( 0 0 ) ( 1250000 1250000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     173999
Number of terminals:      609
Number of snets:          2
Number of nets:           13132

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 538.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1120375.
[INFO DRT-0033] mcon shape region query size = 2433067.
[INFO DRT-0033] met1 shape region query size = 361306.
[INFO DRT-0033] via shape region query size = 18080.
[INFO DRT-0033] met2 shape region query size = 7750.
[INFO DRT-0033] via2 shape region query size = 14464.
[INFO DRT-0033] met3 shape region query size = 7321.
[INFO DRT-0033] via3 shape region query size = 14464.
[INFO DRT-0033] met4 shape region query size = 3648.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2150 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 532 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18669 groups.
#scanned instances     = 173999
#unique  instances     = 538
#stdCellGenAp          = 15768
#stdCellValidPlanarAp  = 149
#stdCellValidViaAp     = 12282
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 44231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:06, memory = 708.04 (MB), peak = 793.82 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     99323

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 181 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 181 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 37419.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 32163.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 17442.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1212.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 312.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 55173 vertical wires in 4 frboxes and 33375 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 5621 vertical wires in 4 frboxes and 9362 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 812.52 (MB), peak = 1360.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.52 (MB), peak = 1360.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2553.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 4600.21 (MB).
    Completing 30% with 869 violations.
    elapsed time = 00:00:12, memory = 4167.21 (MB).
    Completing 40% with 869 violations.
    elapsed time = 00:00:17, memory = 4599.67 (MB).
    Completing 50% with 869 violations.
    elapsed time = 00:00:23, memory = 5422.21 (MB).
    Completing 60% with 1942 violations.
    elapsed time = 00:00:27, memory = 4589.83 (MB).
    Completing 70% with 1942 violations.
    elapsed time = 00:00:34, memory = 5093.37 (MB).
    Completing 80% with 2798 violations.
    elapsed time = 00:00:38, memory = 5081.85 (MB).
    Completing 90% with 2798 violations.
    elapsed time = 00:00:43, memory = 5082.10 (MB).
    Completing 100% with 3852 violations.
    elapsed time = 00:00:49, memory = 5132.02 (MB).
[INFO DRT-0199]   Number of violations = 5391.
[INFO DRT-0267] cpu time = 00:02:55, elapsed time = 00:00:50, memory = 5132.02 (MB), peak = 5481.66 (MB)
Total wire length = 673015 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 312816 um.
Total wire length on LAYER met2 = 314131 um.
Total wire length on LAYER met3 = 31328 um.
Total wire length on LAYER met4 = 14738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94362.
Up-via summary (total 94362):.

------------------------
 FR_MASTERSLICE        0
            li1    43846
           met1    48125
           met2     1821
           met3      570
           met4        0
------------------------
                   94362


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5391 violations.
    elapsed time = 00:00:01, memory = 5132.07 (MB).
    Completing 20% with 5391 violations.
    elapsed time = 00:00:08, memory = 5132.10 (MB).
    Completing 30% with 4387 violations.
    elapsed time = 00:00:12, memory = 5149.21 (MB).
    Completing 40% with 4387 violations.
    elapsed time = 00:00:16, memory = 5149.21 (MB).
    Completing 50% with 4387 violations.
    elapsed time = 00:00:22, memory = 5506.86 (MB).
    Completing 60% with 3617 violations.
    elapsed time = 00:00:25, memory = 5149.45 (MB).
    Completing 70% with 3617 violations.
    elapsed time = 00:00:33, memory = 5149.45 (MB).
    Completing 80% with 2731 violations.
    elapsed time = 00:00:37, memory = 5149.41 (MB).
    Completing 90% with 2731 violations.
    elapsed time = 00:00:43, memory = 5149.41 (MB).
    Completing 100% with 1720 violations.
    elapsed time = 00:00:49, memory = 5614.49 (MB).
[INFO DRT-0199]   Number of violations = 1720.
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:00:50, memory = 5617.27 (MB), peak = 5617.27 (MB)
Total wire length = 670090 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 311827 um.
Total wire length on LAYER met2 = 312286 um.
Total wire length on LAYER met3 = 31268 um.
Total wire length on LAYER met4 = 14708 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 93510.
Up-via summary (total 93510):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47356
           met2     1787
           met3      555
           met4        0
------------------------
                   93510


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1720 violations.
    elapsed time = 00:00:00, memory = 5524.94 (MB).
    Completing 20% with 1720 violations.
    elapsed time = 00:00:06, memory = 5524.94 (MB).
    Completing 30% with 1701 violations.
    elapsed time = 00:00:07, memory = 5524.98 (MB).
    Completing 40% with 1701 violations.
    elapsed time = 00:00:10, memory = 5524.98 (MB).
    Completing 50% with 1701 violations.
    elapsed time = 00:00:14, memory = 5524.98 (MB).
    Completing 60% with 1590 violations.
    elapsed time = 00:00:15, memory = 5524.98 (MB).
    Completing 70% with 1590 violations.
    elapsed time = 00:00:23, memory = 5524.98 (MB).
    Completing 80% with 1502 violations.
    elapsed time = 00:00:25, memory = 5524.98 (MB).
    Completing 90% with 1502 violations.
    elapsed time = 00:00:29, memory = 5524.98 (MB).
    Completing 100% with 1406 violations.
    elapsed time = 00:00:33, memory = 5524.98 (MB).
[INFO DRT-0199]   Number of violations = 1406.
[INFO DRT-0267] cpu time = 00:01:59, elapsed time = 00:00:34, memory = 5524.98 (MB), peak = 5617.49 (MB)
Total wire length = 668813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 311471 um.
Total wire length on LAYER met2 = 311711 um.
Total wire length on LAYER met3 = 31076 um.
Total wire length on LAYER met4 = 14554 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 93218.
Up-via summary (total 93218):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47096
           met2     1762
           met3      548
           met4        0
------------------------
                   93218


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1406 violations.
    elapsed time = 00:00:00, memory = 5524.98 (MB).
    Completing 20% with 1406 violations.
    elapsed time = 00:00:05, memory = 5524.98 (MB).
    Completing 30% with 1092 violations.
    elapsed time = 00:00:06, memory = 5524.98 (MB).
    Completing 40% with 1092 violations.
    elapsed time = 00:00:10, memory = 5524.98 (MB).
    Completing 50% with 1092 violations.
    elapsed time = 00:00:19, memory = 5524.98 (MB).
    Completing 60% with 765 violations.
    elapsed time = 00:00:21, memory = 5525.00 (MB).
    Completing 70% with 765 violations.
    elapsed time = 00:00:27, memory = 5525.00 (MB).
    Completing 80% with 406 violations.
    elapsed time = 00:00:29, memory = 5525.00 (MB).
    Completing 90% with 406 violations.
    elapsed time = 00:00:34, memory = 5525.00 (MB).
    Completing 100% with 129 violations.
    elapsed time = 00:00:39, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 129.
[INFO DRT-0267] cpu time = 00:02:01, elapsed time = 00:00:40, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668816 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307958 um.
Total wire length on LAYER met2 = 311901 um.
Total wire length on LAYER met3 = 34223 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94186.
Up-via summary (total 94186):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47637
           met2     2169
           met3      568
           met4        0
------------------------
                   94186


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 129 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 129 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 119 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 119 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 119 violations.
    elapsed time = 00:00:04, memory = 5525.00 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:04, memory = 5525.00 (MB).
    Completing 70% with 109 violations.
    elapsed time = 00:00:05, memory = 5525.00 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:05, memory = 5525.00 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:06, memory = 5525.00 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:09, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 10.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668818 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307811 um.
Total wire length on LAYER met2 = 311916 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94215.
Up-via summary (total 94215):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47654
           met2     2181
           met3      568
           met4        0
------------------------
                   94215


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668820 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307812 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94215.
Up-via summary (total 94215):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47654
           met2     2181
           met3      568
           met4        0
------------------------
                   94215


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5525.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5525.00 (MB), peak = 5617.49 (MB)
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0198] Complete detail routing.
Total wire length = 668819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 307810 um.
Total wire length on LAYER met2 = 311917 um.
Total wire length on LAYER met3 = 34356 um.
Total wire length on LAYER met4 = 14734 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94213.
Up-via summary (total 94213):.

------------------------
 FR_MASTERSLICE        0
            li1    43812
           met1    47652
           met2     2181
           met3      568
           met4        0
------------------------
                   94213


[INFO DRT-0267] cpu time = 00:10:15, elapsed time = 00:03:08, memory = 5525.00 (MB), peak = 5617.49 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
