Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : flex_counter
Version: K-2015.06-SP1
Date   : Tue Nov  7 19:43:03 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: count_reg_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: count_out[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  count_reg_reg[6]/CLK (DFFSR)             0.00       0.00 r
  count_reg_reg[6]/Q (DFFSR)               0.68       0.68 f
  count_out[6] (out)                       0.00       0.68 f
  data arrival time                                   0.68
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : area
Design : flex_counter
Version: K-2015.06-SP1
Date   : Tue Nov  7 19:43:03 2017
****************************************

Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                           49
Number of nets:                           139
Number of cells:                           90
Number of combinational cells:             71
Number of sequential cells:                17
Number of macros/black boxes:               0
Number of buf/inv:                         10
Number of references:                      10

Combinational area:              24840.000000
Buf/Inv area:                     1440.000000
Noncombinational area:           12672.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 37512.000000
Total area:                 undefined
1
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : flex_counter
Version: K-2015.06-SP1
Date   : Tue Nov  7 19:43:03 2017
****************************************


Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
flex_counter                              1.452    3.043   12.300    4.496 100.0
  add_50 (flex_counter_DW01_inc_1)     2.01e-02 1.80e-02    1.627 3.82e-02   0.8
  add_49_aco (flex_counter_DW01_inc_0) 7.12e-03 2.10e-02    1.541 2.81e-02   0.6
1
