// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlateTop_mul_rcU.h"
#include "correlateTop_cor_bkb.h"
#include "correlateTop_cor_qcK.h"

namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;
    sc_in< sc_lv<4> > phaseClass_V;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlateTop_cor_bkb* cor_phaseArray_phase_8_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_9_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_10_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_11_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_12_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_1_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_2_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_3_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_4_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_5_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_6_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_7_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_13_U;
    correlateTop_cor_bkb* cor_phaseArray_phase_14_U;
    correlateTop_cor_qcK* cor_phaseArray_loadC_U;
    correlateTop_mul_rcU<1,1,16,16,21>* correlateTop_mul_rcU_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_data_V_0_data_out;
    sc_signal< sc_logic > i_data_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_data_V_0_sel;
    sc_signal< sc_logic > i_data_data_V_0_load_A;
    sc_signal< sc_logic > i_data_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_data_V_0_state;
    sc_signal< sc_logic > i_data_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_last_V_0_data_out;
    sc_signal< sc_logic > i_data_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_last_V_0_sel;
    sc_signal< sc_logic > i_data_last_V_0_load_A;
    sc_signal< sc_logic > i_data_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_last_V_0_state;
    sc_signal< sc_logic > i_data_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_data_V_1_data_out;
    sc_signal< sc_logic > o_data_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_data_V_1_sel;
    sc_signal< sc_logic > o_data_data_V_1_load_A;
    sc_signal< sc_logic > o_data_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_data_V_1_state;
    sc_signal< sc_logic > o_data_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_last_V_1_data_out;
    sc_signal< sc_logic > o_data_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_last_V_1_sel;
    sc_signal< sc_logic > o_data_last_V_1_load_A;
    sc_signal< sc_logic > o_data_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_last_V_1_state;
    sc_signal< sc_logic > o_data_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_8_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_8_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_8_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_8_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_9_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_9_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_9_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_9_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_10_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_10_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_10_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_10_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_11_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_11_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_11_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_11_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_12_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_12_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_12_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_12_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_1_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_1_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_1_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_1_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_2_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_2_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_2_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_2_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_3_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_3_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_3_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_3_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_4_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_4_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_4_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_4_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_5_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_5_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_5_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_5_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_6_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_6_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_6_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_6_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_7_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_7_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_7_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_7_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_13_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_13_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_13_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_13_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_14_address0;
    sc_signal< sc_logic > cor_phaseArray_phase_14_ce0;
    sc_signal< sc_logic > cor_phaseArray_phase_14_we0;
    sc_signal< sc_lv<16> > cor_phaseArray_phase_14_q0;
    sc_signal< sc_lv<4> > cor_phaseArray_loadC_address0;
    sc_signal< sc_logic > cor_phaseArray_loadC_ce0;
    sc_signal< sc_logic > cor_phaseArray_loadC_we0;
    sc_signal< sc_lv<32> > cor_phaseArray_loadC_q0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > currentState_load_reg_533;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_533;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentState_load_reg_533;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > start_V_read_read_fu_104_p2;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_reg_541;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_2_reg_546;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_4_reg_551;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_6_reg_556;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_8_reg_561;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_10_reg_566;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_12_reg_571;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_14_reg_576;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_16_reg_581;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_18_reg_586;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_20_reg_591;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_22_reg_596;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_24_reg_601;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_26_reg_606;
    sc_signal< sc_lv<4> > cor_phaseArray_phase_28_reg_611;
    sc_signal< sc_lv<4> > cor_phaseArray_loadC_reg_616;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_cor_phaseArray_loadC_reg_616;
    sc_signal< sc_lv<1> > i_data_last_V_tmp_reg_621;
    sc_signal< sc_lv<16> > p_Val2_5_2_i_fu_424_p2;
    sc_signal< sc_lv<16> > p_Val2_5_2_i_reg_626;
    sc_signal< sc_lv<16> > p_Val2_2_5_i_fu_466_p2;
    sc_signal< sc_lv<16> > p_Val2_2_5_i_reg_633;
    sc_signal< sc_lv<16> > res_V_reg_640;
    sc_signal< sc_lv<32> > o_data_data_V_tmp_fu_517_p3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<64> > tmp_i_fu_349_p1;
    sc_signal< sc_lv<16> > tmp_1_fu_377_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<32> > tmp_8_i_fu_505_p2;
    sc_signal< sc_lv<16> > tmp_fu_388_p2;
    sc_signal< sc_lv<16> > tmp1_fu_394_p2;
    sc_signal< sc_lv<16> > tmp3_fu_406_p2;
    sc_signal< sc_lv<16> > tmp4_fu_412_p2;
    sc_signal< sc_lv<16> > tmp2_fu_400_p2;
    sc_signal< sc_lv<16> > tmp5_fu_418_p2;
    sc_signal< sc_lv<16> > tmp6_fu_430_p2;
    sc_signal< sc_lv<16> > tmp7_fu_436_p2;
    sc_signal< sc_lv<16> > tmp9_fu_448_p2;
    sc_signal< sc_lv<16> > tmp10_fu_454_p2;
    sc_signal< sc_lv<16> > tmp8_fu_442_p2;
    sc_signal< sc_lv<16> > tmp11_fu_460_p2;
    sc_signal< sc_lv<1> > tmp_4_i_fu_472_p2;
    sc_signal< sc_lv<16> > p_Val2_8_i_fu_480_p2;
    sc_signal< sc_lv<16> > p_Val2_9_i_fu_476_p2;
    sc_signal< sc_lv<16> > tmp_i_4_fu_484_p3;
    sc_signal< sc_lv<21> > p_Val2_1_fu_526_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_512_p2;
    sc_signal< sc_lv<16> > p_Val2_1_fu_526_p0;
    sc_signal< sc_lv<21> > OP1_V_cast_fu_492_p1;
    sc_signal< sc_lv<16> > p_Val2_1_fu_526_p1;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<16> ap_const_lv16_1F40;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_492_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage1_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage1_iter2();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_cor_phaseArray_loadC_address0();
    void thread_cor_phaseArray_loadC_ce0();
    void thread_cor_phaseArray_loadC_we0();
    void thread_cor_phaseArray_phase_10_address0();
    void thread_cor_phaseArray_phase_10_ce0();
    void thread_cor_phaseArray_phase_10_we0();
    void thread_cor_phaseArray_phase_11_address0();
    void thread_cor_phaseArray_phase_11_ce0();
    void thread_cor_phaseArray_phase_11_we0();
    void thread_cor_phaseArray_phase_12_address0();
    void thread_cor_phaseArray_phase_12_ce0();
    void thread_cor_phaseArray_phase_12_we0();
    void thread_cor_phaseArray_phase_13_address0();
    void thread_cor_phaseArray_phase_13_ce0();
    void thread_cor_phaseArray_phase_13_we0();
    void thread_cor_phaseArray_phase_14_address0();
    void thread_cor_phaseArray_phase_14_ce0();
    void thread_cor_phaseArray_phase_14_we0();
    void thread_cor_phaseArray_phase_1_address0();
    void thread_cor_phaseArray_phase_1_ce0();
    void thread_cor_phaseArray_phase_1_we0();
    void thread_cor_phaseArray_phase_2_address0();
    void thread_cor_phaseArray_phase_2_ce0();
    void thread_cor_phaseArray_phase_2_we0();
    void thread_cor_phaseArray_phase_3_address0();
    void thread_cor_phaseArray_phase_3_ce0();
    void thread_cor_phaseArray_phase_3_we0();
    void thread_cor_phaseArray_phase_4_address0();
    void thread_cor_phaseArray_phase_4_ce0();
    void thread_cor_phaseArray_phase_4_we0();
    void thread_cor_phaseArray_phase_5_address0();
    void thread_cor_phaseArray_phase_5_ce0();
    void thread_cor_phaseArray_phase_5_we0();
    void thread_cor_phaseArray_phase_6_address0();
    void thread_cor_phaseArray_phase_6_ce0();
    void thread_cor_phaseArray_phase_6_we0();
    void thread_cor_phaseArray_phase_7_address0();
    void thread_cor_phaseArray_phase_7_ce0();
    void thread_cor_phaseArray_phase_7_we0();
    void thread_cor_phaseArray_phase_8_address0();
    void thread_cor_phaseArray_phase_8_ce0();
    void thread_cor_phaseArray_phase_8_we0();
    void thread_cor_phaseArray_phase_9_address0();
    void thread_cor_phaseArray_phase_9_ce0();
    void thread_cor_phaseArray_phase_9_we0();
    void thread_cor_phaseArray_phase_address0();
    void thread_cor_phaseArray_phase_ce0();
    void thread_cor_phaseArray_phase_we0();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_data_V_0_ack_in();
    void thread_i_data_data_V_0_ack_out();
    void thread_i_data_data_V_0_data_out();
    void thread_i_data_data_V_0_load_A();
    void thread_i_data_data_V_0_load_B();
    void thread_i_data_data_V_0_sel();
    void thread_i_data_data_V_0_state_cmp_full();
    void thread_i_data_data_V_0_vld_in();
    void thread_i_data_data_V_0_vld_out();
    void thread_i_data_last_V_0_ack_in();
    void thread_i_data_last_V_0_ack_out();
    void thread_i_data_last_V_0_data_out();
    void thread_i_data_last_V_0_load_A();
    void thread_i_data_last_V_0_load_B();
    void thread_i_data_last_V_0_sel();
    void thread_i_data_last_V_0_state_cmp_full();
    void thread_i_data_last_V_0_vld_in();
    void thread_i_data_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_data_V_1_ack_in();
    void thread_o_data_data_V_1_ack_out();
    void thread_o_data_data_V_1_data_out();
    void thread_o_data_data_V_1_load_A();
    void thread_o_data_data_V_1_load_B();
    void thread_o_data_data_V_1_sel();
    void thread_o_data_data_V_1_state_cmp_full();
    void thread_o_data_data_V_1_vld_in();
    void thread_o_data_data_V_1_vld_out();
    void thread_o_data_data_V_tmp_fu_517_p3();
    void thread_o_data_last_V_1_ack_in();
    void thread_o_data_last_V_1_ack_out();
    void thread_o_data_last_V_1_data_out();
    void thread_o_data_last_V_1_load_A();
    void thread_o_data_last_V_1_load_B();
    void thread_o_data_last_V_1_sel();
    void thread_o_data_last_V_1_state_cmp_full();
    void thread_o_data_last_V_1_vld_in();
    void thread_o_data_last_V_1_vld_out();
    void thread_p_Val2_1_fu_526_p0();
    void thread_p_Val2_1_fu_526_p1();
    void thread_p_Val2_2_5_i_fu_466_p2();
    void thread_p_Val2_5_2_i_fu_424_p2();
    void thread_p_Val2_8_i_fu_480_p2();
    void thread_p_Val2_9_i_fu_476_p2();
    void thread_start_V_read_read_fu_104_p2();
    void thread_tmp10_fu_454_p2();
    void thread_tmp11_fu_460_p2();
    void thread_tmp1_fu_394_p2();
    void thread_tmp2_fu_400_p2();
    void thread_tmp3_fu_406_p2();
    void thread_tmp4_fu_412_p2();
    void thread_tmp5_fu_418_p2();
    void thread_tmp6_fu_430_p2();
    void thread_tmp7_fu_436_p2();
    void thread_tmp8_fu_442_p2();
    void thread_tmp9_fu_448_p2();
    void thread_tmp_1_fu_377_p1();
    void thread_tmp_2_fu_512_p2();
    void thread_tmp_4_i_fu_472_p2();
    void thread_tmp_8_i_fu_505_p2();
    void thread_tmp_fu_388_p2();
    void thread_tmp_i_4_fu_484_p3();
    void thread_tmp_i_fu_349_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
