Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Feb  6 00:15:48 2020
| Host         : DESKTOP-QCQ218O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1052 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_125M (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3097 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.923        0.000                      0                 1235        0.122        0.000                      0                 1235        2.000        0.000                       0                   442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock         {0.000 20.000}       40.000          25.000          
  clkfbout_clock         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock              28.923        0.000                      0                 1235        0.122        0.000                      0                 1235       19.500        0.000                       0                   438  
  clkfbout_clock                                                                                                                                                          12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_inst/inst/clk_in1
  To Clock:  clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       28.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.923ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 1.543ns (14.705%)  route 8.950ns (85.295%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.213ns = ( 36.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.654     6.783    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X106Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.854    36.787    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X106Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[0]/C
                         clock pessimism             -0.476    36.311    
                         clock uncertainty           -0.176    36.135    
    SLICE_X106Y111       FDCE (Setup_fdce_C_CE)      -0.429    35.706    u_VGA_Dispay/position_inst/x_min_reg[0]
  -------------------------------------------------------------------
                         required time                         35.706    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 28.923    

Slack (MET) :             28.923ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 1.543ns (14.705%)  route 8.950ns (85.295%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.213ns = ( 36.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.654     6.783    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X107Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.854    36.787    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X107Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[1]/C
                         clock pessimism             -0.476    36.311    
                         clock uncertainty           -0.176    36.135    
    SLICE_X107Y111       FDCE (Setup_fdce_C_CE)      -0.429    35.706    u_VGA_Dispay/position_inst/x_min_reg[1]
  -------------------------------------------------------------------
                         required time                         35.706    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 28.923    

Slack (MET) :             28.923ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 1.543ns (14.705%)  route 8.950ns (85.295%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.213ns = ( 36.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.654     6.783    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X107Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.854    36.787    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X107Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[2]/C
                         clock pessimism             -0.476    36.311    
                         clock uncertainty           -0.176    36.135    
    SLICE_X107Y111       FDCE (Setup_fdce_C_CE)      -0.429    35.706    u_VGA_Dispay/position_inst/x_min_reg[2]
  -------------------------------------------------------------------
                         required time                         35.706    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 28.923    

Slack (MET) :             28.923ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 1.543ns (14.705%)  route 8.950ns (85.295%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.213ns = ( 36.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.654     6.783    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X106Y111       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.854    36.787    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X106Y111       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[5]/C
                         clock pessimism             -0.476    36.311    
                         clock uncertainty           -0.176    36.135    
    SLICE_X106Y111       FDPE (Setup_fdpe_C_CE)      -0.429    35.706    u_VGA_Dispay/position_inst/x_min_reg[5]
  -------------------------------------------------------------------
                         required time                         35.706    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 28.923    

Slack (MET) :             29.072ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.543ns (14.918%)  route 8.800ns (85.082%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.214ns = ( 36.786 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.504     6.633    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X109Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.853    36.786    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X109Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[4]/C
                         clock pessimism             -0.476    36.310    
                         clock uncertainty           -0.176    36.134    
    SLICE_X109Y112       FDPE (Setup_fdpe_C_CE)      -0.429    35.705    u_VGA_Dispay/position_inst/x_min_reg[4]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 29.072    

Slack (MET) :             29.072ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.543ns (14.918%)  route 8.800ns (85.082%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.214ns = ( 36.786 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.504     6.633    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X109Y112       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.853    36.786    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X109Y112       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[6]/C
                         clock pessimism             -0.476    36.310    
                         clock uncertainty           -0.176    36.134    
    SLICE_X109Y112       FDCE (Setup_fdce_C_CE)      -0.429    35.705    u_VGA_Dispay/position_inst/x_min_reg[6]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 29.072    

Slack (MET) :             29.072ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.543ns (14.918%)  route 8.800ns (85.082%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.214ns = ( 36.786 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.504     6.633    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X109Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.853    36.786    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X109Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[7]/C
                         clock pessimism             -0.476    36.310    
                         clock uncertainty           -0.176    36.134    
    SLICE_X109Y112       FDPE (Setup_fdpe_C_CE)      -0.429    35.705    u_VGA_Dispay/position_inst/x_min_reg[7]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 29.072    

Slack (MET) :             29.072ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.543ns (14.918%)  route 8.800ns (85.082%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.214ns = ( 36.786 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.504     6.633    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X109Y112       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.853    36.786    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X109Y112       FDCE                                         r  u_VGA_Dispay/position_inst/x_min_reg[9]/C
                         clock pessimism             -0.476    36.310    
                         clock uncertainty           -0.176    36.134    
    SLICE_X109Y112       FDCE (Setup_fdce_C_CE)      -0.429    35.705    u_VGA_Dispay/position_inst/x_min_reg[9]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 29.072    

Slack (MET) :             29.083ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 1.543ns (14.930%)  route 8.792ns (85.070%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.211ns = ( 36.789 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.496     6.625    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X110Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.856    36.789    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X110Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[3]/C
                         clock pessimism             -0.476    36.313    
                         clock uncertainty           -0.176    36.137    
    SLICE_X110Y112       FDPE (Setup_fdpe_C_CE)      -0.429    35.708    u_VGA_Dispay/position_inst/x_min_reg[3]
  -------------------------------------------------------------------
                         required time                         35.708    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 29.083    

Slack (MET) :             29.083ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_min_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 1.543ns (14.930%)  route 8.792ns (85.070%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.211ns = ( 36.789 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.965    -3.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y116        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.192 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.641     0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     0.573 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.573    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.238     0.811 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.949     2.760    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I4_O)        0.298     3.058 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.299     4.357    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X93Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.481 f  u_VGA_Dispay/position_inst/y_min[9]_i_2/O
                         net (fo=3, routed)           0.972     5.452    u_VGA_Dispay/position_inst/y_min[9]_i_2_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I5_O)        0.124     5.576 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=2, routed)           0.436     6.012    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X108Y113       LUT3 (Prop_lut3_I1_O)        0.117     6.129 r  u_VGA_Dispay/position_inst/x_min[9]_i_1/O
                         net (fo=10, routed)          0.496     6.625    u_VGA_Dispay/position_inst/x_min[9]_i_1_n_0
    SLICE_X110Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.856    36.789    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X110Y112       FDPE                                         r  u_VGA_Dispay/position_inst/x_min_reg[8]/C
                         clock pessimism             -0.476    36.313    
                         clock uncertainty           -0.176    36.137    
    SLICE_X110Y112       FDPE (Setup_fdpe_C_CE)      -0.429    35.708    u_VGA_Dispay/position_inst/x_min_reg[8]
  -------------------------------------------------------------------
                         required time                         35.708    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 29.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.708    -0.690    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141    -0.549 r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.493    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.982    -0.643    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.047    -0.690    
    SLICE_X113Y128       FDPE (Hold_fdpe_C_D)         0.075    -0.615    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_min_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.688    -0.710    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X105Y110       FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDPE (Prop_fdpe_C_Q)         0.141    -0.569 r  u_VGA_Dispay/position_inst/y_min_reg[8]/Q
                         net (fo=3, routed)           0.092    -0.477    u_VGA_Dispay/position_inst/y_min[8]
    SLICE_X104Y110       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.963    -0.662    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X104Y110       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_f_reg[8]/C
                         clock pessimism             -0.035    -0.697    
    SLICE_X104Y110       FDCE (Hold_fdce_C_D)         0.083    -0.614    u_VGA_Dispay/position_inst/y_min_f_reg[8]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.708    -0.690    u_VGA_Dispay/clk_out1
    SLICE_X110Y121       FDRE                                         r  u_VGA_Dispay/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.549 r  u_VGA_Dispay/vga_hsync_reg/Q
                         net (fo=2, routed)           0.076    -0.472    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X110Y121       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.982    -0.643    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.047    -0.690    
    SLICE_X110Y121       FDRE (Hold_fdre_C_D)         0.075    -0.615    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.688    -0.710    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X105Y110       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.569 r  u_VGA_Dispay/position_inst/y_min_reg[5]/Q
                         net (fo=3, routed)           0.103    -0.466    u_VGA_Dispay/position_inst/y_min[5]
    SLICE_X104Y110       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.963    -0.662    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X104Y110       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_f_reg[5]/C
                         clock pessimism             -0.035    -0.697    
    SLICE_X104Y110       FDCE (Hold_fdce_C_D)         0.085    -0.612    u_VGA_Dispay/position_inst/y_min_f_reg[5]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/address_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.013%)  route 0.286ns (66.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.682    -0.716    u_VGA_Dispay/clk_out1
    SLICE_X103Y119       FDCE                                         r  u_VGA_Dispay/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  u_VGA_Dispay/address_reg[11]/Q
                         net (fo=39, routed)          0.286    -0.289    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.005    -0.620    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.011    -0.630    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.447    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.022%)  route 0.286ns (66.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.683    -0.715    u_VGA_Dispay/clk_out1
    SLICE_X103Y118       FDCE                                         r  u_VGA_Dispay/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.574 r  u_VGA_Dispay/address_reg[4]/Q
                         net (fo=39, routed)          0.286    -0.288    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X5Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         1.005    -0.620    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.011    -0.630    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.447    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_max_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_max_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.686    -0.712    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X105Y113       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.571 r  u_VGA_Dispay/position_inst/y_max_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.443    u_VGA_Dispay/position_inst/y_max[6]
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.960    -0.665    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[6]/C
                         clock pessimism             -0.011    -0.676    
    SLICE_X103Y112       FDCE (Hold_fdce_C_D)         0.072    -0.604    u_VGA_Dispay/position_inst/y_max_f_reg[6]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_max_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_max_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.751%)  route 0.126ns (47.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.686    -0.712    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X105Y113       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.571 r  u_VGA_Dispay/position_inst/y_max_reg[5]/Q
                         net (fo=3, routed)           0.126    -0.445    u_VGA_Dispay/position_inst/y_max[5]
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.960    -0.665    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[5]/C
                         clock pessimism             -0.011    -0.676    
    SLICE_X103Y112       FDCE (Hold_fdce_C_D)         0.070    -0.606    u_VGA_Dispay/position_inst/y_max_f_reg[5]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_max_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_max_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.686    -0.712    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X105Y113       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.571 r  u_VGA_Dispay/position_inst/y_max_reg[1]/Q
                         net (fo=3, routed)           0.127    -0.443    u_VGA_Dispay/position_inst/y_max[1]
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.960    -0.665    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X103Y112       FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[1]/C
                         clock pessimism             -0.011    -0.676    
    SLICE_X103Y112       FDCE (Hold_fdce_C_D)         0.070    -0.606    u_VGA_Dispay/position_inst/y_max_f_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/x_max_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/x_max_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.531%)  route 0.126ns (43.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.714    -0.684    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X108Y112       FDCE                                         r  u_VGA_Dispay/position_inst/x_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDCE (Prop_fdce_C_Q)         0.164    -0.520 r  u_VGA_Dispay/position_inst/x_max_reg[9]/Q
                         net (fo=3, routed)           0.126    -0.394    u_VGA_Dispay/position_inst/x_max[9]
    SLICE_X110Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_max_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=437, routed)         0.992    -0.633    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X110Y111       FDCE                                         r  u_VGA_Dispay/position_inst/x_max_f_reg[9]/C
                         clock pessimism             -0.011    -0.644    
    SLICE_X110Y111       FDCE (Hold_fdce_C_D)         0.076    -0.568    u_VGA_Dispay/position_inst/x_max_f_reg[9]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y20    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y16    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y21    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y25    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y17    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y26    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y87   IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y88   IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y88   IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89   IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88   IIC/LUT_INDEX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88   IIC/LUT_INDEX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88   IIC/LUT_INDEX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88   IIC/LUT_INDEX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89   IIC/LUT_INDEX_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89   IIC/LUT_INDEX_reg_rep[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y116  u_VGA_Dispay/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y116  u_VGA_Dispay/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y116  u_VGA_Dispay/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y116  u_VGA_Dispay/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y116  u_VGA_Dispay/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y116  u_VGA_Dispay/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y117   u_VGA_Dispay/lcd_data_r0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y117   u_VGA_Dispay/lcd_data_r0_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y87   IIC/Config_Done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y88   IIC/FSM_sequential_mSetup_ST_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT



