Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Aug 29 14:13:21 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 29694 |     0 |          0 |    425280 |  6.98 |
|   LUT as Logic             | 24996 |     0 |          0 |    425280 |  5.88 |
|   LUT as Memory            |  4698 |     0 |          0 |    213600 |  2.20 |
|     LUT as Distributed RAM |  3412 |     0 |            |           |       |
|     LUT as Shift Register  |  1286 |     0 |            |           |       |
| CLB Registers              | 28834 |     0 |          0 |    850560 |  3.39 |
|   Register as Flip Flop    | 28834 |     0 |          0 |    850560 |  3.39 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   131 |     0 |          0 |     53160 |  0.25 |
| F7 Muxes                   |   378 |     0 |          0 |    212640 |  0.18 |
| F8 Muxes                   |     4 |     0 |          0 |    106320 | <0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 341   |          Yes |           - |          Set |
| 838   |          Yes |           - |        Reset |
| 822   |          Yes |         Set |            - |
| 26833 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6531 |     0 |          0 |     53160 | 12.29 |
|   CLBL                                     |  3118 |     0 |            |           |       |
|   CLBM                                     |  3413 |     0 |            |           |       |
| LUT as Logic                               | 24996 |     0 |          0 |    425280 |  5.88 |
|   using O5 output only                     |   620 |       |            |           |       |
|   using O6 output only                     | 18879 |       |            |           |       |
|   using O5 and O6                          |  5497 |       |            |           |       |
| LUT as Memory                              |  4698 |     0 |          0 |    213600 |  2.20 |
|   LUT as Distributed RAM                   |  3412 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  2960 |       |            |           |       |
|     using O5 and O6                        |   452 |       |            |           |       |
|   LUT as Shift Register                    |  1286 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   666 |       |            |           |       |
|     using O5 and O6                        |   620 |       |            |           |       |
| CLB Registers                              | 28834 |     0 |          0 |    850560 |  3.39 |
|   Register driven from within the CLB      | 11728 |       |            |           |       |
|   Register driven from outside the CLB     | 17106 |       |            |           |       |
|     LUT in front of the register is unused | 10736 |       |            |           |       |
|     LUT in front of the register is used   |  6370 |       |            |           |       |
| Unique Control Sets                        |  1492 |       |          0 |    106320 |  1.40 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   16 |     0 |          0 |      1080 |  1.48 |
|   RAMB36/FIFO*    |   15 |     0 |          0 |      1080 |  1.39 |
|     RAMB36E2 only |   15 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      2160 |  0.09 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    8 |     0 |          0 |        80 | 10.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   23 |    23 |          0 |       347 |  6.63 |
| HPIOB_M          |   11 |    11 |          0 |       138 |  7.97 |
|   INPUT          |    7 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    4 |       |            |           |       |
| HPIOB_S          |   11 |    11 |          0 |       138 |  7.97 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |          0 |        23 |  4.35 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       696 |  1.15 |
|   BUFGCE             |    5 |     0 |          0 |       216 |  2.31 |
|   BUFGCE_DIV         |    1 |     0 |          0 |        32 |  3.13 |
|   BUFG_GT            |    1 |     0 |          0 |       312 |  0.32 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 26833 |            Register |
| LUT6         | 13169 |                 CLB |
| LUT5         |  5219 |                 CLB |
| LUT3         |  4466 |                 CLB |
| LUT4         |  4085 |                 CLB |
| RAMD64E      |  2960 |                 CLB |
| LUT2         |  2914 |                 CLB |
| SRL16E       |   977 |                 CLB |
| SRLC32E      |   925 |                 CLB |
| FDCE         |   838 |            Register |
| FDSE         |   822 |            Register |
| RAMD32       |   774 |                 CLB |
| LUT1         |   640 |                 CLB |
| MUXF7        |   378 |                 CLB |
| FDPE         |   341 |            Register |
| CARRY8       |   131 |                 CLB |
| RAMS32       |   130 |                 CLB |
| INBUF        |    19 |                 I/O |
| IBUFCTRL     |    19 |              Others |
| RAMB36E2     |    15 |            BLOCKRAM |
| URAM288      |     8 |            BLOCKRAM |
| OBUFT        |     8 |                 I/O |
| BUFGCE       |     5 |               Clock |
| SRLC16E      |     4 |                 CLB |
| RFDAC        |     4 |            Advanced |
| RFADC        |     4 |            Advanced |
| OBUF         |     4 |                 I/O |
| MUXF8        |     4 |                 CLB |
| RAMB18E2     |     2 |            BLOCKRAM |
| PS8          |     1 |            Advanced |
| MMCME4_ADV   |     1 |               Clock |
| BUFG_PS      |     1 |               Clock |
| BUFG_GT_SYNC |     1 |               Clock |
| BUFG_GT      |     1 |               Clock |
| BUFGCE_DIV   |     1 |               Clock |
| BSCANE2      |     1 |       Configuration |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xpm_cdc_gen_0_1           |    1 |
| design_1_xbar_0                    |    1 |
| design_1_util_ds_buf_0_0           |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_system_ila_1_0            |    1 |
| design_1_system_ila_0_0            |    1 |
| design_1_rst_ps8_0_99M_0           |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_blk_mem_gen_1_0           |    1 |
| design_1_blk_mem_gen_0_0           |    1 |
| design_1_axi_gpio_3_2              |    1 |
| design_1_axi_gpio_3_1              |    1 |
| design_1_axi_gpio_3_0              |    1 |
| design_1_axi_gpio_2_0              |    1 |
| design_1_axi_gpio_1_0              |    1 |
| design_1_axi_gpio_0_1              |    1 |
| design_1_axi_gpio_0_0              |    1 |
| design_1_axi_bram_ctrl_1_0         |    1 |
| design_1_axi_bram_ctrl_0_2         |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_8                 |    1 |
| design_1_auto_pc_7                 |    1 |
| design_1_auto_pc_6                 |    1 |
| design_1_auto_pc_5                 |    1 |
| design_1_auto_pc_4                 |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_8                 |    1 |
| design_1_auto_ds_7                 |    1 |
| design_1_auto_ds_6                 |    1 |
| design_1_auto_ds_5                 |    1 |
| design_1_auto_ds_4                 |    1 |
| design_1_auto_ds_3                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_DACRAMstreamer_1_0        |    1 |
| design_1_DACRAMstreamer_0_0        |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


