RAM_dist.v,verilog,xil_defaultlib,../../../../SRT.gen/sources_1/ip/RAM_dist/sim/RAM_dist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
