#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 19 17:43:35 2021
# Process ID: 145742
# Current directory: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1
# Command line: vivado -log audio_station_overview_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_station_overview_wrapper.tcl -notrace
# Log file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper.vdi
# Journal file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source audio_station_overview_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hannes/Entwicklung/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top audio_station_overview_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_AudioStation_0_3/audio_station_overview_AudioStation_0_3.dcp' for cell 'audio_station_overview_i/AudioStation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.dcp' for cell 'audio_station_overview_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.dcp' for cell 'audio_station_overview_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_auto_pc_0/audio_station_overview_auto_pc_0.dcp' for cell 'audio_station_overview_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2325.879 ; gain = 0.000 ; free physical = 4813 ; free virtual = 17226
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.xdc] for cell 'audio_station_overview_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.xdc] for cell 'audio_station_overview_i/processing_system7_0/inst'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0_board.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0_board.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc]
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.887 ; gain = 0.000 ; free physical = 4747 ; free virtual = 17167
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2501.887 ; gain = 176.086 ; free physical = 4747 ; free virtual = 17167
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2501.887 ; gain = 0.000 ; free physical = 4618 ; free virtual = 17138

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e7540d68

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2558.672 ; gain = 56.785 ; free physical = 3963 ; free virtual = 16569

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a1889592

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16381
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a1889592

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16381
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d12edaf

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16381
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d12edaf

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16381
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d12edaf

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16381
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d12edaf

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3774 ; free virtual = 16380
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              36  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              11  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379
Ending Logic Optimization Task | Checksum: 192134f35

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 192134f35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 192134f35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379
Ending Netlist Obfuscation Task | Checksum: 192134f35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.609 ; gain = 0.000 ; free physical = 3773 ; free virtual = 16379
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2730.609 ; gain = 228.723 ; free physical = 3773 ; free virtual = 16379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2770.629 ; gain = 0.000 ; free physical = 3765 ; free virtual = 16373
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_station_overview_wrapper_drc_opted.rpt -pb audio_station_overview_wrapper_drc_opted.pb -rpx audio_station_overview_wrapper_drc_opted.rpx
Command: report_drc -file audio_station_overview_wrapper_drc_opted.rpt -pb audio_station_overview_wrapper_drc_opted.pb -rpx audio_station_overview_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3717 ; free virtual = 16324
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3ff8cbc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3717 ; free virtual = 16324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3717 ; free virtual = 16324

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b6c5626a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3733 ; free virtual = 16345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d2a8b1e

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3741 ; free virtual = 16354

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d2a8b1e

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3741 ; free virtual = 16354
Phase 1 Placer Initialization | Checksum: 15d2a8b1e

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3741 ; free virtual = 16354

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 110ad6200

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3737 ; free virtual = 16350

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19d8744e6

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3737 ; free virtual = 16350

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3762 ; free virtual = 16320

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 187076a67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3762 ; free virtual = 16320
Phase 2.3 Global Placement Core | Checksum: 1697f8665

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16319
Phase 2 Global Placement | Checksum: 1697f8665

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16319

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d70197e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16320

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fca91ed9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16319

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c35bfdb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16319

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e81ba691

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16319

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 188b16d45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3736 ; free virtual = 16297

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16ef05107

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3730 ; free virtual = 16291

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 107b2e421

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3738 ; free virtual = 16299
Phase 3 Detail Placement | Checksum: 107b2e421

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3741 ; free virtual = 16302

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cd0492a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.991 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 28e71cbaa

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3743 ; free virtual = 16305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c9554f91

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3743 ; free virtual = 16305
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cd0492a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3743 ; free virtual = 16305
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.991. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3743 ; free virtual = 16304
Phase 4.1 Post Commit Optimization | Checksum: 1641b141d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3743 ; free virtual = 16305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1641b141d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16305

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1641b141d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16305
Phase 4.3 Placer Reporting | Checksum: 1641b141d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16306

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c3f0ad62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16306
Ending Placer Task | Checksum: 5b17265d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3744 ; free virtual = 16306
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3765 ; free virtual = 16329
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audio_station_overview_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3748 ; free virtual = 16311
INFO: [runtcl-4] Executing : report_utilization -file audio_station_overview_wrapper_utilization_placed.rpt -pb audio_station_overview_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file audio_station_overview_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3705 ; free virtual = 16315
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3672 ; free virtual = 16285
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ca68970 ConstDB: 0 ShapeSum: 4e709ced RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 56c0503a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3620 ; free virtual = 16165
Post Restoration Checksum: NetGraph: 4e137b4d NumContArr: 8acd4ed Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 56c0503a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3621 ; free virtual = 16167

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 56c0503a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3587 ; free virtual = 16133

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 56c0503a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.883 ; gain = 0.000 ; free physical = 3587 ; free virtual = 16133
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d49b0751

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3576 ; free virtual = 16122
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.853  | TNS=0.000  | WHS=-0.205 | THS=-20.258|

Phase 2 Router Initialization | Checksum: 9628a913

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3576 ; free virtual = 16122

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 708
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 708
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9628a913

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3574 ; free virtual = 16120
Phase 3 Initial Routing | Checksum: 206cbcb55

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3576 ; free virtual = 16123

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1168e2516

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3570 ; free virtual = 16116

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15f43c64b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118
Phase 4 Rip-up And Reroute | Checksum: 15f43c64b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f43c64b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f43c64b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118
Phase 5 Delay and Skew Optimization | Checksum: 15f43c64b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae739e1d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.783  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d274f6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16117
Phase 6 Post Hold Fix | Checksum: 19d274f6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16117

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.125608 %
  Global Horizontal Routing Utilization  = 0.166244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f59647a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3571 ; free virtual = 16118

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f59647a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.445 ; gain = 13.562 ; free physical = 3570 ; free virtual = 16116

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 109f3e9c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.461 ; gain = 45.578 ; free physical = 3570 ; free virtual = 16116

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.783  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 109f3e9c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.461 ; gain = 45.578 ; free physical = 3570 ; free virtual = 16116
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.461 ; gain = 45.578 ; free physical = 3608 ; free virtual = 16154

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3009.461 ; gain = 45.578 ; free physical = 3608 ; free virtual = 16154
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3009.461 ; gain = 0.000 ; free physical = 3599 ; free virtual = 16148
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_station_overview_wrapper_drc_routed.rpt -pb audio_station_overview_wrapper_drc_routed.pb -rpx audio_station_overview_wrapper_drc_routed.rpx
Command: report_drc -file audio_station_overview_wrapper_drc_routed.rpt -pb audio_station_overview_wrapper_drc_routed.pb -rpx audio_station_overview_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audio_station_overview_wrapper_methodology_drc_routed.rpt -pb audio_station_overview_wrapper_methodology_drc_routed.pb -rpx audio_station_overview_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_station_overview_wrapper_methodology_drc_routed.rpt -pb audio_station_overview_wrapper_methodology_drc_routed.pb -rpx audio_station_overview_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audio_station_overview_wrapper_power_routed.rpt -pb audio_station_overview_wrapper_power_summary_routed.pb -rpx audio_station_overview_wrapper_power_routed.rpx
Command: report_power -file audio_station_overview_wrapper_power_routed.rpt -pb audio_station_overview_wrapper_power_summary_routed.pb -rpx audio_station_overview_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audio_station_overview_wrapper_route_status.rpt -pb audio_station_overview_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file audio_station_overview_wrapper_timing_summary_routed.rpt -pb audio_station_overview_wrapper_timing_summary_routed.pb -rpx audio_station_overview_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_station_overview_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_station_overview_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file audio_station_overview_wrapper_bus_skew_routed.rpt -pb audio_station_overview_wrapper_bus_skew_routed.pb -rpx audio_station_overview_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 17:44:28 2021...
#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 19 18:01:48 2021
# Process ID: 156987
# Current directory: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1
# Command line: vivado -log audio_station_overview_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_station_overview_wrapper.tcl -notrace
# Log file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper.vdi
# Journal file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source audio_station_overview_wrapper.tcl -notrace
Command: open_checkpoint audio_station_overview_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2299.840 ; gain = 5.938 ; free physical = 3206 ; free virtual = 16233
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2299.941 ; gain = 0.000 ; free physical = 3657 ; free virtual = 16684
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2461.605 ; gain = 5.938 ; free physical = 3131 ; free virtual = 16159
Restored from archive | CPU: 0.250000 secs | Memory: 2.125366 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2461.605 ; gain = 5.938 ; free physical = 3131 ; free virtual = 16159
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.605 ; gain = 0.000 ; free physical = 3130 ; free virtual = 16159
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.605 ; gain = 173.641 ; free physical = 3121 ; free virtual = 16149
Command: write_bitstream -force audio_station_overview_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_station_overview_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 19 18:02:29 2021. For additional details about this file, please refer to the WebTalk help file at /usr/local/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2940.977 ; gain = 479.371 ; free physical = 2954 ; free virtual = 16058
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 18:02:29 2021...
