# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 2884604910 # Weave simulation time
 time: # Simulator time breakdown
  init: 2263198593541
  bound: 16736368652
  weave: 3461481824
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 41587 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 415872047 # Simulated unhalted cycles
   cCycles: 80349275 # Cycles due to contention stalls
   instrs: 100001287 # Simulated instructions
   uops: 110831735 # Retired micro-ops
   bbls: 22620740 # Basic blocks
   approxInstrs: 154677 # Instrs with approx uop decoding
   mispredBranches: 2026240 # Mispredicted branches
   condBranches: 18804725 # conditional branches
   fetchStalls: 18446744073427861613 # Fetch stalls
   decodeStalls: 314946105 # Decode stalls
   issueStalls: 2894837 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19165891 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 7808800 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 3959350 # GETS misses
   mGETS_I: 3959350 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 69333 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 316222690 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 21708386 # Filtered GETS hits
   fhGETX: 7612450 # Filtered GETX hits
   hGETS: 1120614 # GETS hits
   hGETX: 827643 # GETX hits
   mGETS: 1533031 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 1533031 # GETS data misses
   mGETXIM: 336034 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 336034 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1868949 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 250454710 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1756805 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 3735576 # GETS misses
   mGETS_I: 2202545 # GETS Instruction misses
   mGETS_D: 1533031 # GETS data misses
   mGETXIM: 336034 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 336034 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 3889985 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 4071354 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 496736420 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 3735576 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 336034 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 366444900 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 975510 # Read requests
   wr: 150119 # Write requests
   rdlat: 131636311 # Total latency experienced by read requests
   wrlat: 21338553 # Total latency experienced by write requests
   rdhits: 13668 # Read row hits
   wrhits: 119 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 719
    12: 1397
    13: 902042
    14: 47602
    15: 5051
    16: 1666
    17: 856
    18: 791
    19: 1265
    20: 1242
    21: 1216
    22: 392
    23: 527
    24: 671
    25: 566
    26: 492
    27: 467
    28: 523
    29: 566
    30: 584
    31: 547
    32: 568
    33: 512
    34: 545
    35: 593
    36: 527
    37: 545
    38: 544
    39: 525
    40: 530
    41: 533
    42: 515
    43: 196
    44: 41
    45: 29
    46: 33
    47: 44
    48: 35
    49: 3
    50: 3
    51: 2
    52: 3
    53: 1
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1052246 # Read requests
   wr: 179630 # Write requests
   rdlat: 142544627 # Total latency experienced by read requests
   wrlat: 25639765 # Total latency experienced by write requests
   rdhits: 8354 # Read row hits
   wrhits: 324 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 632
    12: 567
    13: 946844
    14: 72197
    15: 10923
    16: 2657
    17: 1256
    18: 638
    19: 567
    20: 690
    21: 763
    22: 426
    23: 641
    24: 1553
    25: 1369
    26: 432
    27: 527
    28: 542
    29: 632
    30: 695
    31: 612
    32: 625
    33: 572
    34: 642
    35: 729
    36: 606
    37: 572
    38: 587
    39: 621
    40: 571
    41: 522
    42: 527
    43: 237
    44: 75
    45: 35
    46: 43
    47: 51
    48: 49
    49: 8
    50: 4
    51: 1
    52: 1
    53: 2
    54: 2
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1031375 # Read requests
   wr: 184788 # Write requests
   rdlat: 139681380 # Total latency experienced by read requests
   wrlat: 26445234 # Total latency experienced by write requests
   rdhits: 4841 # Read row hits
   wrhits: 584 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 517
    12: 777
    13: 927486
    14: 73561
    15: 9195
    16: 2344
    17: 749
    18: 701
    19: 709
    20: 847
    21: 984
    22: 463
    23: 583
    24: 1332
    25: 851
    26: 497
    27: 508
    28: 580
    29: 647
    30: 648
    31: 557
    32: 571
    33: 599
    34: 589
    35: 661
    36: 605
    37: 540
    38: 555
    39: 559
    40: 574
    41: 509
    42: 552
    43: 241
    44: 52
    45: 47
    46: 54
    47: 60
    48: 56
    49: 8
    50: 3
    51: 3
    52: 0
    53: 0
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1012449 # Read requests
   wr: 168903 # Write requests
   rdlat: 136715958 # Total latency experienced by read requests
   wrlat: 24169024 # Total latency experienced by write requests
   rdhits: 7220 # Read row hits
   wrhits: 184 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 700
    12: 525
    13: 936016
    14: 50579
    15: 5395
    16: 1941
    17: 919
    18: 815
    19: 784
    20: 921
    21: 1107
    22: 610
    23: 666
    24: 827
    25: 775
    26: 434
    27: 488
    28: 535
    29: 579
    30: 654
    31: 563
    32: 554
    33: 601
    34: 565
    35: 624
    36: 563
    37: 586
    38: 566
    39: 549
    40: 540
    41: 534
    42: 533
    43: 208
    44: 49
    45: 27
    46: 33
    47: 43
    48: 28
    49: 4
    50: 2
    51: 2
    52: 2
    53: 2
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 41587
  rqSzHist: # Run queue size histogram
   0: 41587
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 415872047
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001287
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
