Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_(AR71898_AR71948) (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 20 00:49:53 2024
| Host         : TELOPS336 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/suphawkA/fir_00251_proc_325_suphawkA_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 8
| Design       : fir_00251_proc_suphawkA
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                                         Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_suphawkA                                          |                                                                                  (top) |      72729 |      66336 |    2428 | 3965 | 111379 |    174 |     44 |          101 |
|   (fir_00251_proc_suphawkA)                                      |                                                                                  (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                            |                                                                     fir_00251_proc_acq |      66012 |      59796 |    2428 | 3788 |  99843 |    163 |     33 |           93 |
|     (ACQ)                                                        |                                                                     fir_00251_proc_acq |         47 |         47 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                           |                                                                             bd_wrapper |      29912 |      26508 |    2368 | 1036 |  29719 |     40 |      5 |            5 |
|       (BD)                                                       |                                                                             bd_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MIG_2DDR.core_wrapper_i                                    |                                                                           core_wrapper |      29912 |      26508 |    2368 | 1036 |  29719 |     40 |      5 |            5 |
|         (MIG_2DDR.core_wrapper_i)                                |                                                                           core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                   |                                                                                   core |      29912 |      26508 |    2368 | 1036 |  29719 |     40 |      5 |            5 |
|           (core_i)                                               |                                                                                   core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                           |                                                                    core_FlashReset_0_0 |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|             U0                                                   |                                                         core_FlashReset_0_0_FlashReset |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|               (U0)                                               |                                                         core_FlashReset_0_0_FlashReset |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|               U1                                                 |                                                        core_FlashReset_0_0_double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                   core_FlashReset_0_0_FlashReset_Slave |         26 |         26 |       0 |    0 |     34 |      0 |      0 |            0 |
|               U3                                                 |                                                  core_FlashReset_0_0_FlashReset_Master |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|               U5                                                 |                                                           core_FlashReset_0_0_QSPI_FSM |         46 |         46 |       0 |    0 |     30 |      0 |      0 |            0 |
|           GND                                                    |                                                                             core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                    |                                                                         MCU_imp_N4RJ0G |       3003 |       2700 |     128 |  175 |   2820 |     26 |      0 |            5 |
|             mdm_1                                                |                                                                           core_mdm_1_0 |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|               U0                                                 |                                                                       core_mdm_1_0_MDM |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|                 MDM_Core_I1                                      |                                                                  core_mdm_1_0_MDM_Core |        130 |        107 |       0 |   23 |    149 |      0 |      0 |            0 |
|                 No_Dbg_Reg_Access.BUFG_DRCK                      |                                                                   core_mdm_1_0_MB_BUFG |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 Use_AXI_IPIF.AXI_LITE_IPIF_I                     |                                                             core_mdm_1_0_axi_lite_ipif |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 Use_E2.BSCAN_I                                   |                                                                core_mdm_1_0_MB_BSCANE2 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             microblaze_1                                         |                                                                    core_microblaze_1_0 |       2516 |       2268 |      96 |  152 |   2335 |     10 |      0 |            5 |
|               (microblaze_1)                                     |                                                                    core_microblaze_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U0                                                 |                                                         core_microblaze_1_0_MicroBlaze |       2516 |       2268 |      96 |  152 |   2335 |     10 |      0 |            5 |
|                 (U0)                                             |                                                         core_microblaze_1_0_MicroBlaze |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 MicroBlaze_Core_I                                |                                                    core_microblaze_1_0_MicroBlaze_Core |       2514 |       2266 |      96 |  152 |   2335 |     10 |      0 |            5 |
|             microblaze_1_axi_intc                                |                                                           core_microblaze_1_axi_intc_0 |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                                  core_microblaze_1_axi_intc_0_axi_intc |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|                 (U0)                                             |                                                  core_microblaze_1_axi_intc_0_axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                  |                                             core_microblaze_1_axi_intc_0_axi_lite_ipif |        144 |        144 |       0 |    0 |     76 |      0 |      0 |            0 |
|                 INTC_CORE_I                                      |                                                 core_microblaze_1_axi_intc_0_intc_core |        177 |        145 |      32 |    0 |    228 |      0 |      0 |            0 |
|             microblaze_1_local_memory                            |                                                  microblaze_1_local_memory_imp_18PV722 |          6 |          6 |       0 |    0 |      4 |     16 |      0 |            0 |
|               (microblaze_1_local_memory)                        |                                                  microblaze_1_local_memory_imp_18PV722 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               dlmb_bram_if_cntlr                                 |                                                              core_dlmb_bram_if_cntlr_0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               dlmb_v10                                           |                                                                        core_dlmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                                core_dlmb_v10_0_lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               ilmb_bram_if_cntlr                                 |                                                              core_ilmb_bram_if_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               ilmb_v10                                           |                                                                        core_ilmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                               core_ilmb_v10_0__lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               lmb_bram                                           |                                                                        core_lmb_bram_0 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|                 U0                                               |                                                     core_lmb_bram_0_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|           MIG_Calibration                                        |                                                            MIG_Calibration_imp_150VYJW |      13417 |      11164 |    1708 |  545 |  14900 |     14 |      4 |            0 |
|             CAL_DDR_MIG                                          |                                                                     core_CAL_DDR_MIG_0 |       7107 |       5913 |     916 |  278 |   5799 |      0 |      0 |            0 |
|               u_core_CAL_DDR_MIG_0_mig                           |                                              core_CAL_DDR_MIG_0_core_CAL_DDR_MIG_0_mig |       7107 |       5913 |     916 |  278 |   5799 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                            core_CAL_DDR_MIG_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                           core_CAL_DDR_MIG_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                     core_CAL_DDR_MIG_0_mig_7series_v4_2_infrastructure |          9 |          9 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                       core_CAL_DDR_MIG_0_mig_7series_v4_2_iodelay_ctrl |          0 |          0 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                    core_CAL_DDR_MIG_0_mig_7series_v4_2_memc_ui_top_axi |       7074 |       5880 |     916 |  278 |   5671 |      0 |      0 |            0 |
|             axi_datamover_ddrcal                                 |                                                            core_axi_datamover_ddrcal_0 |        861 |        776 |       0 |   85 |   1035 |      4 |      1 |            0 |
|               U0                                                 |                                              core_axi_datamover_ddrcal_0_axi_datamover |        861 |        776 |       0 |   85 |   1035 |      4 |      1 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                               core_axi_datamover_ddrcal_0_axi_datamover_mm2s_full_wrap |        861 |        776 |       0 |   85 |   1035 |      4 |      1 |            0 |
|             axi_dm_buffer                                        |                                                                   core_axi_dm_buffer_0 |       2218 |       2067 |       0 |  151 |   2794 |     10 |      3 |            0 |
|               U0                                                 |                                                     core_axi_dm_buffer_0_axi_datamover |       2218 |       2067 |       0 |  151 |   2794 |     10 |      3 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                                      core_axi_dm_buffer_0_axi_datamover_mm2s_full_wrap |        769 |        710 |       0 |   59 |    823 |      5 |      2 |            0 |
|                 GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                |                                      core_axi_dm_buffer_0_axi_datamover_s2mm_full_wrap |       1449 |       1357 |       0 |   92 |   1971 |      5 |      1 |            0 |
|             axi_interconnect_ddrcal                              |                                                         core_axi_interconnect_ddrcal_0 |       2544 |       2053 |     460 |   31 |   3462 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_1E01FIL |       1385 |        898 |     460 |   27 |   2695 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_0 |        655 |        195 |     460 |    0 |   1746 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_0 |        730 |        703 |       0 |   27 |    949 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_0 |       1159 |       1155 |       0 |    4 |    767 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_0_axi_crossbar_v2_1_19_axi_crossbar |       1159 |       1155 |       0 |    4 |    767 |      0 |      0 |            0 |
|             axis_clock_converter_0                               |                                                          core_axis_clock_converter_0_0 |        247 |         55 |     192 |    0 |    654 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axis_clock_converter |        247 |         55 |     192 |    0 |    654 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        247 |         55 |     192 |    0 |    654 |      0 |      0 |            0 |
|             axis_clock_converter_1                               |                                                          core_axis_clock_converter_1_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|             axis_clock_converter_2                               |                                                          core_axis_clock_converter_2_0 |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_2_0_axis_clock_converter_v1_1_19_axis_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_2_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|             axis_clock_converter_3                               |                                                          core_axis_clock_converter_3_0 |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axis_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|             axis_clock_converter_4                               |                                                          core_axis_clock_converter_4_0 |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axis_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|             axis_dwidth_converter_0                              |                                                         core_axis_dwidth_converter_0_0 |         82 |         82 |       0 |    0 |    416 |      0 |      0 |            0 |
|               (axis_dwidth_converter_0)                          |                                                         core_axis_dwidth_converter_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               inst                                               |     core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |         82 |         82 |       0 |    0 |    416 |      0 |      0 |            0 |
|                 (inst)                                           |     core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 gen_downsizer_conversion.axisc_downsizer_0       |           core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axisc_downsizer |         81 |         81 |       0 |    0 |    415 |      0 |      0 |            0 |
|           MIG_Code                                               |                                                                    MIG_Code_imp_7OFRL4 |       6694 |       5973 |     516 |  205 |   5988 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                              core_axi_interconnect_0_0 |       1124 |       1066 |       0 |   58 |   1345 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_13D04LM |        453 |        418 |       0 |   35 |    565 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_1 |        453 |        418 |       0 |   35 |    565 |      0 |      0 |            0 |
|               s01_couplers                                       |                                                                s01_couplers_imp_4O2RSS |        216 |        194 |       0 |   22 |    353 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_2 |        216 |        194 |       0 |   22 |    353 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_1 |        457 |        456 |       0 |    1 |    427 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_1_axi_crossbar_v2_1_19_axi_crossbar |        457 |        456 |       0 |    1 |    427 |      0 |      0 |            0 |
|             mig_7series_0                                        |                                                                   core_mig_7series_0_0 |       5570 |       4907 |     516 |  147 |   4643 |      0 |      0 |            0 |
|               (mig_7series_0)                                    |                                                                   core_mig_7series_0_0 |        264 |          0 |     264 |    0 |      0 |      0 |      0 |            0 |
|               u_core_mig_7series_0_0_mig                         |                                          core_mig_7series_0_0_core_mig_7series_0_0_mig |       5306 |       4907 |     252 |  147 |   4643 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                          core_mig_7series_0_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                         core_mig_7series_0_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                   core_mig_7series_0_0_mig_7series_v4_2_infrastructure |          7 |          7 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                     core_mig_7series_0_0_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                  core_mig_7series_0_0_mig_7series_v4_2_memc_ui_top_axi |       5274 |       4875 |     252 |  147 |   4516 |      0 |      0 |            0 |
|           axi_gpio_0                                             |                                                                      core_axi_gpio_0_0 |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|             U0                                                   |                                                             core_axi_gpio_0_0_axi_gpio |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|               (U0)                                               |                                                             core_axi_gpio_0_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                        core_axi_gpio_0_0_axi_lite_ipif |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                     core_axi_gpio_0_0_slave_attachment |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                            core_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     70 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                            core_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS5                          |                                             core_axi_gpio_0_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           axi_gps_uart                                           |                                                                    core_axi_gps_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_axi_gps_uart_0_axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_axi_gps_uart_0_axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_axi_gps_uart_0_axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_axi_gps_uart_0_slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_axi_gps_uart_0_xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_axi_gps_uart_0_ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_axi_gps_uart_0_uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_interconnect_0                                     |                                                              core_axi_interconnect_0_1 |        198 |        198 |       0 |    0 |    169 |      0 |      0 |            0 |
|             s00_couplers                                         |                                                               s00_couplers_imp_134BMC2 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|               auto_ds                                            |                                                                         core_auto_ds_0 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 inst                                             |                                        core_auto_ds_0_axi_dwidth_converter_v2_1_18_top |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|             xbar                                                 |                                                                            core_xbar_2 |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|               inst                                               |                                          core_xbar_2_axi_crossbar_v2_1_19_axi_crossbar |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|                 gen_sasd.crossbar_sasd_0                         |                                         core_xbar_2_axi_crossbar_v2_1_19_crossbar_sasd |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|           axi_lens_uart                                          |                                                                   core_axi_lens_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                    core_axi_lens_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                    core_axi_lens_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                    core_axi_lens_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                 core_axi_lens_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                            core_axi_lens_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                          core_axi_lens_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                        core_axi_lens_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_ndf_uart                                           |                                                                    core_axi_ndf_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                     core_axi_ndf_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                     core_axi_ndf_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                     core_axi_ndf_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                  core_axi_ndf_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                             core_axi_ndf_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                           core_axi_ndf_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                         core_axi_ndf_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_peripheral                                         |                                                              axi_peripheral_imp_F8WIQG |       2181 |       2181 |       0 |    0 |   1492 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                              core_axi_interconnect_0_2 |        607 |        607 |       0 |    0 |    738 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                               m05_couplers_imp_10GBZ94 |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_1 |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|               m11_couplers                                       |                                                                m11_couplers_imp_9RQZ7V |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_2 |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_1HNUBMO |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_1 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_3 |        473 |        473 |       0 |    0 |    139 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_3_axi_crossbar_v2_1_19_axi_crossbar |        473 |        473 |       0 |    0 |    139 |      0 |      0 |            0 |
|             axi_interconnect_1                                   |                                                              core_axi_interconnect_1_0 |       1262 |       1262 |       0 |    0 |    626 |      0 |      0 |            0 |
|               m01_couplers                                       |                                                                m01_couplers_imp_WMWPFM |         59 |         59 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_2 |         59 |         59 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               m02_couplers                                       |                                                                m02_couplers_imp_2RU5ND |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_3 |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|               m03_couplers                                       |                                                               m03_couplers_imp_15BQXDB |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_4 |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                                m05_couplers_imp_U0RVTL |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_5 |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m06_couplers                                       |                                                                m06_couplers_imp_4J0YYQ |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_6 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m07_couplers                                       |                                                               m07_couplers_imp_1382JXW |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_7 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m08_couplers                                       |                                                               m08_couplers_imp_1OZDY82 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_8 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m09_couplers                                       |                                                                m09_couplers_imp_JMYEPG |         44 |         44 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_9 |         44 |         44 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m10_couplers                                       |                                                                m10_couplers_imp_MLAB8C |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_10 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|               m12_couplers                                       |                                                               m12_couplers_imp_1CU83CH |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_11 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               m13_couplers                                       |                                                                m13_couplers_imp_CHWHHJ |         44 |         44 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_12 |         44 |         44 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m14_couplers                                       |                                                                m14_couplers_imp_K6YJ47 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_13 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                s00_couplers_imp_CTKRY9 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_3 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_4 |        623 |        623 |       0 |    0 |    210 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_4_axi_crossbar_v2_1_19_axi_crossbar |        623 |        623 |       0 |    0 |    210 |      0 |      0 |            0 |
|             axi_interconnect_2                                   |                                                              core_axi_interconnect_2_0 |        312 |        312 |       0 |    0 |    128 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                               m05_couplers_imp_11DKYIJ |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_5 |        312 |        312 |       0 |    0 |    128 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_5_axi_crossbar_v2_1_19_axi_crossbar |        312 |        312 |       0 |    0 |    128 |      0 |      0 |            0 |
|           axi_quad_spi_0                                         |                                                                  core_axi_quad_spi_0_0 |        423 |        405 |      16 |    2 |    605 |      0 |      1 |            0 |
|             U0                                                   |                                                     core_axi_quad_spi_0_0_axi_quad_spi |        423 |        405 |      16 |    2 |    605 |      0 |      1 |            0 |
|               NO_DUAL_QUAD_MODE.QSPI_NORMAL                      |                                                 core_axi_quad_spi_0_0_axi_quad_spi_top |        423 |        405 |      16 |    2 |    605 |      0 |      1 |            0 |
|                 (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                  |                                                 core_axi_quad_spi_0_0_axi_quad_spi_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I               |                                                    core_axi_quad_spi_0_0_axi_lite_ipif |         99 |         99 |       0 |    0 |     73 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I         |                                              core_axi_quad_spi_0_0_qspi_core_interface |        325 |        307 |      16 |    2 |    532 |      0 |      1 |            0 |
|           axi_timer_0                                            |                                                                     core_axi_timer_0_0 |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|             U0                                                   |                                                           core_axi_timer_0_0_axi_timer |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|               AXI4_LITE_I                                        |                                                       core_axi_timer_0_0_axi_lite_ipif |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_axi_timer_0_0_slave_attachment |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|               TC_CORE_I                                          |                                                             core_axi_timer_0_0_tc_core |        173 |        173 |       0 |    0 |    179 |      0 |      0 |            0 |
|                 COUNTER_0_I                                      |                                                        core_axi_timer_0_0_count_module |         50 |         50 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 GEN_SECOND_TIMER.COUNTER_1_I                     |                                                      core_axi_timer_0_0_count_module_0 |         83 |         83 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 READ_MUX_I                                       |                                                        core_axi_timer_0_0_mux_onehot_f |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 TIMER_CONTROL_I                                  |                                                       core_axi_timer_0_0_timer_control |         42 |         42 |       0 |    0 |     49 |      0 |      0 |            0 |
|           axi_usb_uart                                           |                                                                    core_axi_usb_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                     core_axi_usb_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                     core_axi_usb_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                     core_axi_usb_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                  core_axi_usb_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                             core_axi_usb_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                           core_axi_usb_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                         core_axi_usb_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clink_uart                                             |                                                                      core_clink_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_clink_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_clink_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                       core_clink_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_clink_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                               core_clink_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                             core_clink_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                           core_clink_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clk_wiz_1                                              |                                                                       core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                 |                                              core_clk_wiz_1_0_core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                       |                                                                core_fpga_output_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                 core_fpga_output_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                 core_fpga_output_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                 core_fpga_output_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                              core_fpga_output_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                         core_fpga_output_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                       core_fpga_output_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                     core_fpga_output_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           fw_uart                                                |                                                                         core_fw_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                          core_fw_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                          core_fw_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                          core_fw_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                       core_fw_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                  core_fw_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                                core_fw_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                              core_fw_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           intr_concact                                           |                                                                    core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                               |                                                                        core_oem_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                         core_oem_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                         core_oem_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                         core_oem_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                      core_oem_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                 core_oem_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                               core_oem_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                             core_oem_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           pleora_uart                                            |                                                                     core_pleora_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_pleora_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_pleora_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_pleora_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_pleora_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_pleora_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_pleora_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_pleora_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           power_management                                       |                                                                core_power_management_0 |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_power_management_0_axi_gpio |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_power_management_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                  core_power_management_0_axi_lite_ipif |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                               core_power_management_0_slave_attachment |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                      core_power_management_0_GPIO_Core |         20 |         20 |       0 |    0 |     89 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                      core_power_management_0_GPIO_Core |         20 |         20 |       0 |    0 |     57 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS4                          |                                                       core_power_management_0_cdc_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           proc_sys_reset_1                                       |                                                                core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|             U0                                                   |                                                 core_proc_sys_reset_1_0_proc_sys_reset |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|               (U0)                                               |                                                 core_proc_sys_reset_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|               EXT_LPF                                            |                                                            core_proc_sys_reset_1_0_lpf |          3 |          2 |       0 |    1 |     14 |      0 |      0 |            0 |
|                 (EXT_LPF)                                        |                                                            core_proc_sys_reset_1_0_lpf |          2 |          1 |       0 |    1 |      6 |      0 |      0 |            0 |
|                 ACTIVE_HIGH_AUX.ACT_HI_AUX                       |                                                       core_proc_sys_reset_1_0_cdc_sync |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                        |                                                     core_proc_sys_reset_1_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|               SEQ                                                |                                                   core_proc_sys_reset_1_0_sequence_psr |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 (SEQ)                                            |                                                   core_proc_sys_reset_1_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 SEQ_COUNTER                                      |                                                        core_proc_sys_reset_1_0_upcnt_n |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|           xadc_wiz_1                                             |                                                                      core_xadc_wiz_1_0 |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|             U0                                                   |                                           core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_xadc |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|               (U0)                                               |                                           core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_xadc |          0 |          0 |       0 |    0 |     31 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_lite_ipif |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                   core_xadc_wiz_1_0_core_xadc_wiz_1_0_slave_attachment |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|               AXI_XADC_CORE_I                                    |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_xadc_core_drp |        120 |        120 |       0 |    0 |    190 |      0 |      0 |            0 |
|                 (AXI_XADC_CORE_I)                                |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_xadc_core_drp |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|                 Inst_drp_arbiter                                 |                                                          core_xadc_wiz_1_0_drp_arbiter |         78 |         78 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 temperature_update_inst                          |                                                   core_xadc_wiz_1_0_temperature_update |         31 |         31 |       0 |    0 |     34 |      0 |      0 |            0 |
|               INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I               |                                  core_xadc_wiz_1_0_core_xadc_wiz_1_0_interrupt_control |         26 |         26 |       0 |    0 |     69 |      0 |      0 |            0 |
|               SOFT_RESET_I                                       |                                         core_xadc_wiz_1_0_core_xadc_wiz_1_0_soft_reset |          9 |          9 |       0 |    0 |     19 |      0 |      0 |            0 |
|     BULK_USART                                                   |                                                                                  USART |        482 |        476 |       0 |    6 |    638 |      2 |      0 |            0 |
|       (BULK_USART)                                               |                                                                                  USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                               USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                        |                                                                             RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                             RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                      |                                                                         double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                         sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                                             usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                                                         usart_mmcm__usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                         usart_mmcm_rst |         10 |         10 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                         usart_mmcm_rst |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                                          sync_reset__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                          USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                          USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                         sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                        t_axi4_stream32_fifo__xdcDup__1 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                         t_axi4_stream32_afifo_d512_HD2 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                 t_axi4_stream32_afifo_d512__fifo_generator_v13_2_3_HD3 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                           t_axi4_stream32_afifo_d512__fifo_generator_v13_2_3_synth_HD4 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                     t_axi4_stream32_afifo_d512__fifo_generator_top_HD5 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                 t_axi4_stream32_afifo_d512__fifo_generator_ramfifo_HD6 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U6                                                         |                                                                          AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                          AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                         sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                   t_axi4_stream32_fifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|         (U7)                                                     |                                                                   t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                             t_axi4_stream32_afifo_d512 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                     t_axi4_stream32_afifo_d512__fifo_generator_v13_2_3 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_stream32_afifo_d512__fifo_generator_v13_2_3_synth |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                         t_axi4_stream32_afifo_d512__fifo_generator_top |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                     t_axi4_stream32_afifo_d512__fifo_generator_ramfifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U8                                                         |                                                                               USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                               USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                         sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                             Usart_Ctrl |         45 |         45 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                             Usart_Ctrl |         28 |         28 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                      |                                                                         sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                                         double_sync__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                         double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                         double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                          gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                      |                                                                         double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                      |                                                                  double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                      |                                                                          gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                      |                                                                          gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                      |                                                                          gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                        |                                                                            calibration |      23594 |      21259 |       0 | 2335 |  49050 |     78 |     10 |           73 |
|       (CALIB)                                                    |                                                                            calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                          axis64_sw_2_1 |         39 |         39 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          axis64_sw_2_1 |         39 |         39 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                  axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                  axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                    |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                         fwft_sfifo_wr66_rd66_d512_HD36 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                 fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3_HD37 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                           fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3_synth_HD38 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                     fwft_sfifo_wr66_rd66_d512__fifo_generator_top_HD39 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                 fwft_sfifo_wr66_rd66_d512__fifo_generator_ramfifo_HD40 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                        |                                                                     axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                     axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         50 |         50 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                    |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                         fwft_sfifo_wr66_rd66_d512_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                 fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3_HD60 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                           fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3_synth_HD61 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                     fwft_sfifo_wr66_rd66_d512__fifo_generator_top_HD62 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                 fwft_sfifo_wr66_rd66_d512__fifo_generator_ramfifo_HD63 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                        |                                                           t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                    |                                                           t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                              fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                      fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_sfifo_wr66_rd66_d512__fifo_generator_v13_2_3_synth |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_sfifo_wr66_rd66_d512__fifo_generator_top |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_sfifo_wr66_rd66_d512__fifo_generator_ramfifo |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                        |                                                                     calibration_common |       1640 |       1640 |       0 |    0 |   7701 |      0 |      1 |            1 |
|         (U17)                                                    |                                                                     calibration_common |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                   |                                                                           calib_config |        193 |        193 |       0 |    0 |   4074 |      0 |      0 |            0 |
|           (CONFIG)                                               |                                                                           calib_config |        187 |        187 |       0 |    0 |   4050 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                          |                                                             gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                       |                                                                        double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                        |                                                                        double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                              |                                                                        double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_expDval_clkCal                                    |                                                                        double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                     |                                                                        double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                    |                                                                        double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                             |                                                                        double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                             |                                                                        double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                      |                                                                        calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                                                    calib_param_ram__blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             inst_blk_mem_gen                                     |                                              calib_param_ram__blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                       calib_param_ram__blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 valid.cstr                                       |                                              calib_param_ram__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                      |                                                                        calib_block_sel |        907 |        907 |       0 |    0 |   2144 |      0 |      0 |            0 |
|           (SEL)                                                  |                                                                        calib_block_sel |        906 |        906 |       0 |    0 |   2142 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                      |                                                                  calib_param_sequencer |        101 |        101 |       0 |    0 |    837 |      0 |      0 |            0 |
|           (SEQ)                                                  |                                                                  calib_param_sequencer |        100 |        100 |       0 |    0 |    833 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                              |                                                                        double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    calib_fast_hder_gen |        120 |        120 |       0 |    0 |    273 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    calib_fast_hder_gen |        120 |        120 |       0 |    0 |    271 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    209 |      0 |      0 |            1 |
|           (U2)                                                   |                                                                        ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    207 |      0 |      0 |            1 |
|           U1                                                     |                                                                         sync_reset__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                      |                                                                       calib_status_gen |        160 |        160 |       0 |    0 |    158 |      0 |      0 |            0 |
|           (U36)                                                  |                                                                       calib_status_gen |        160 |        160 |       0 |    0 |    156 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                      |                                                                    axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                  |                                                                    axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                         sync_reset__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                                                                    AEC |        629 |        629 |       0 |    0 |   1142 |      4 |      0 |            0 |
|         (U19)                                                    |                                                                                    AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                                               AEC_Ctrl |        165 |        165 |       0 |    0 |    121 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                               AEC_Ctrl |        158 |        158 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                                                         double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                          gh_stretch__parameterized4__1 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1C                                                    |                                                                        double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                          gh_stretch__parameterized6__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                       |                                                                             AEC_CUMSUM |        132 |        132 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                             AEC_CUMSUM |        132 |        132 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                     |                                                                         double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                         double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                        |                                                                         sync_reset__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                              histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                     |                                     histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|             histogram_axis_tmi_4pix_struct                       |                              histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_struct |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|               axis16_histogram_4pix                              |               histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_axis16_histogram_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|                 bin_adder                                        | histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__1 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder1                                       | histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__2 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder2                                       |            histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xladdsub__parameterized0 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 d1                                               |                             histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d10                                              |                           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay_0 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d11                                              |             histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d12                                              |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0_1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d14                                              |             histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized2 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                 d15                                              |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized2_2 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 d2                                               |                           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay_3 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d4                                               |                           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay_4 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d5                                               |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0_5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d6                                               |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0_6 |         28 |         28 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d7                                               |                           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay_7 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d8                                               |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d9                                               |           histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_xldelay__parameterized0_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 data_to_addr                                     |                        histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_data_to_addr |         28 |         28 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 hist_ram_pix1                                    |                       histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_hist_ram_pix1 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix2                                    |                       histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_hist_ram_pix2 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix3                                    |                       histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_hist_ram_pix3 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix4                                    |                       histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_hist_ram_pix4 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 histogramstate                                   |                      histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_histogramstate |         40 |         40 |       0 |    0 |    116 |      0 |      0 |            0 |
|                 tmi                                              |                                 histogram_axis_tmi_4pix_0__histogram_axis_tmi_4pix_tmi |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U5                                                       |                                                                  aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                  aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                     |                                                                              decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|             g0.U4                                                |                                                                          row_decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|               (g0.U4)                                            |                                                                          row_decimator |         21 |         21 |       0 |    0 |    106 |      0 |      0 |            0 |
|               U1                                                 |                                                            double_sync__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                                         sync_reset__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                                AECPlus |         44 |         44 |       0 |    0 |    225 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                                AECPlus |         43 |         43 |       0 |    0 |    223 |      0 |      0 |            0 |
|           sresetn_gen                                            |                                                                         sync_resetn__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                        |                                                              axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                 ip_axis64_fanout2_HD83 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                          ip_axis64_fanout2__top_ip_axis64_fanout2_HD84 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                  ip_axis64_fanout2__axis_broadcaster_v1_1_17_core_HD85 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                                 badpixel_replacer64__1 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                    |                                                                 badpixel_replacer64__1 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                        |                                                                    badpixel_replacer64 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                    badpixel_replacer64 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                         sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                  axis64_hder_extractor |         34 |         34 |       0 |    0 |    118 |      0 |      0 |            0 |
|         (U27)                                                    |                                                                  axis64_hder_extractor |         34 |         34 |       0 |    0 |    116 |      0 |      0 |            0 |
|         r0                                                       |                                                                         sync_reset__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                          axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                    |                                                                          axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                        |                                                                  axis_lut_core_a32_d32 |        219 |        217 |       0 |    2 |    272 |     15 |      2 |            0 |
|         (U30)                                                    |                                                                  axis_lut_core_a32_d32 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                    axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                         sync_reset__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                    native_to_axis32__3 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                    native_to_axis32__3 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                              t_axi4_stream32_sfifo_d16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                      t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_synth |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                          t_axi4_stream32_sfifo_d16__fifo_generator_top |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                          axis32_tuser_merge__xdcDup__1 |         23 |         23 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U13)                                                  |                                                          axis32_tuser_merge__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                      fwft_sfifo_w8_d16 |         23 |         23 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U0                                                   |                                              fwft_sfifo_w8_d16__fifo_generator_v13_2_3 |         23 |         23 |       0 |    0 |     28 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                                        fwft_sfifo_w8_d16__fifo_generator_v13_2_3_synth |         23 |         23 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 gconvfifo.rf                                     |                                                  fwft_sfifo_w8_d16__fifo_generator_top |         23 |         23 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U15                                                      |                                                          axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                          axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD343 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                        fwft_sfifo_w8_d16__fifo_generator_v13_2_3_HD344 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                  fwft_sfifo_w8_d16__fifo_generator_v13_2_3_synth_HD345 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                            fwft_sfifo_w8_d16__fifo_generator_top_HD346 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U3                                                       |                                                                    native_to_axis32__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                                                            tdp_ram_w32 |         56 |         56 |       0 |    0 |     61 |     14 |      1 |            0 |
|           (U4)                                                   |                                                                            tdp_ram_w32 |         10 |         10 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1A                                                    |                                                                         sync_reset__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                             |                                                                     tdp_ram_w32_d16384 |         46 |         46 |       0 |    0 |      6 |     14 |      1 |            0 |
|             U0                                                   |                                                 tdp_ram_w32_d16384__blk_mem_gen_v8_4_2 |         46 |         46 |       0 |    0 |      6 |     14 |      1 |            0 |
|               inst_blk_mem_gen                                   |                                           tdp_ram_w32_d16384__blk_mem_gen_v8_4_2_synth |         46 |         46 |       0 |    0 |      6 |     14 |      1 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                    tdp_ram_w32_d16384__blk_mem_gen_top |         46 |         46 |       0 |    0 |      6 |     14 |      1 |            0 |
|         U6                                                       |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|           (U6)                                                   |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                         t_axi4_stream32_sfifo_d16_HD97 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|             U0                                                   |                                 t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_HD98 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                           t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_synth_HD99 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                    t_axi4_stream32_sfifo_d16__fifo_generator_top_HD100 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|         U8                                                       |                                                                      LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                       axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                       axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                          sync_reset__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                        |                                                  axis_lut_core_a32_d32__parameterized1 |        264 |        262 |       0 |    2 |    276 |     30 |      1 |            0 |
|         (U31)                                                    |                                                  axis_lut_core_a32_d32__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                    axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                         sync_reset__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                    native_to_axis32__1 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                    native_to_axis32__1 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                        t_axi4_stream32_sfifo_d16_HD119 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_HD120 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                          t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_synth_HD121 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                    t_axi4_stream32_sfifo_d16__fifo_generator_top_HD122 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                          axis32_tuser_merge__xdcDup__3 |         22 |         22 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U13)                                                  |                                                          axis32_tuser_merge__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD383 |         22 |         22 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U0                                                   |                                        fwft_sfifo_w8_d16__fifo_generator_v13_2_3_HD384 |         22 |         22 |       0 |    0 |     28 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                                  fwft_sfifo_w8_d16__fifo_generator_v13_2_3_synth_HD385 |         22 |         22 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 gconvfifo.rf                                     |                                            fwft_sfifo_w8_d16__fifo_generator_top_HD386 |         22 |         22 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U15                                                      |                                                                     axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                                     axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD363 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                        fwft_sfifo_w8_d16__fifo_generator_v13_2_3_HD364 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                  fwft_sfifo_w8_d16__fifo_generator_v13_2_3_synth_HD365 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                            fwft_sfifo_w8_d16__fifo_generator_top_HD366 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U3                                                       |                                                                    native_to_axis32__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                                            tdp_ram_w32__parameterized1 |        102 |        102 |       0 |    0 |     64 |     29 |      0 |            0 |
|           (U4)                                                   |                                                            tdp_ram_w32__parameterized1 |         11 |         11 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U1A                                                    |                                                                          sync_reset__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                             |                                                                     tdp_ram_w32_d32768 |         91 |         91 |       0 |    0 |      8 |     29 |      0 |            0 |
|             U0                                                   |                                                 tdp_ram_w32_d32768__blk_mem_gen_v8_4_2 |         91 |         91 |       0 |    0 |      8 |     29 |      0 |            0 |
|               inst_blk_mem_gen                                   |                                           tdp_ram_w32_d32768__blk_mem_gen_v8_4_2_synth |         91 |         91 |       0 |    0 |      8 |     29 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                    tdp_ram_w32_d32768__blk_mem_gen_top |         91 |         91 |       0 |    0 |      8 |     29 |      0 |            0 |
|         U6                                                       |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|           (U6)                                                   |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                        t_axi4_stream32_sfifo_d16_HD141 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|             U0                                                   |                                t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_HD142 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                          t_axi4_stream32_sfifo_d16__fifo_generator_v13_2_3_synth_HD143 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                    t_axi4_stream32_sfifo_d16__fifo_generator_top_HD144 |         29 |         28 |       0 |    1 |     45 |      0 |      0 |            0 |
|         U8                                                       |                                                                   LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                    axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                    axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                     axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                     axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_1ch.CORE                                           |                                                                       calibration_core |      19939 |      17617 |       0 | 2322 |  38422 |     23 |      6 |           72 |
|         (gen_cal_1ch.CORE)                                       |                                                                       calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                                    FCC |        806 |        685 |       0 |  121 |   1749 |      0 |      0 |            6 |
|           (U1)                                                   |                                                                                    FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                              fp32_axis_mult__xdcDup__1 |        171 |        133 |       0 |   38 |    389 |      0 |      0 |            2 |
|             (U1)                                                 |                                                              fp32_axis_mult__xdcDup__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_mult |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult__floating_point_v7_1_7 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult__floating_point_v7_1_7_viv |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|           U14                                                    |                                                               param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              fp32_axis_mult__xdcDup__2 |        171 |        133 |       0 |   38 |    389 |      0 |      0 |            2 |
|             (U2)                                                 |                                                              fp32_axis_mult__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD442 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD443 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD444 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|           U3                                                     |                                                            native_fp32_mult__xdcDup__1 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD521 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD522 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD523 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|           U7                                                     |                                                           native_fi32tofp32__xdcDup__1 |        202 |        184 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_axis_fi32tofp32 |        202 |        184 |       0 |   18 |    340 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32__floating_point_v7_1_7 |        202 |        184 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32__floating_point_v7_1_7_viv |        202 |        184 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                             axis32_reg_wrap__xdcDup__1 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD3077 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3078 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3078 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                 ip_axis32_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3079 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U10                                                      |                                                                         axis32_hole__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                                         axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                                                             axis_fi32tofp32__xdcDup__1 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis_fi32tofp32_HD2935 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|             U0                                                   |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2936 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|               i_synth                                            |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2937 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2937 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                             ip_axis_fi32tofp32__fix_to_flt_conv_HD2938 |        118 |        117 |       0 |    1 |    213 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                              ip_axis_fi32tofp32__glb_ifx_master_HD2994 |         25 |          7 |       0 |   18 |     40 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                        ip_axis_fi32tofp32__xbip_pipe_v3_0_5_viv__parameterized0_HD2996 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                              ip_axis_fi32tofp32__axi_slave_2to1_HD2997 |         27 |         27 |       0 |    0 |     45 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                       ip_axis_fi32tofp32__delay_HD2998 |          3 |          0 |       0 |    3 |      3 |      0 |      0 |            0 |
|         U13                                                      |                                                                       ddr_data_decoder |         19 |         19 |       0 |    0 |     91 |      0 |      0 |            0 |
|           (U13)                                                  |                                                                       ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                  ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                                    native_to_axis32__5 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                    native_to_axis32__5 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                    native_to_axis32__6 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                    native_to_axis32__6 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                    native_to_axis32__7 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                    native_to_axis32__7 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                                                    native_to_axis32__8 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                    native_to_axis32__8 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                    native_to_axis32__9 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             (U6)                                                 |                                                                    native_to_axis32__9 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                       native_to_axis32 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                       native_to_axis32 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                        native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                        native_to_axis8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                      native_fi32tofp32 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis_fi32tofp32_HD3000 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U0                                                   |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD3001 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               i_synth                                            |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD3002 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD3002 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                             ip_axis_fi32tofp32__fix_to_flt_conv_HD3003 |        150 |        148 |       0 |    2 |    224 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                              ip_axis_fi32tofp32__glb_ifx_master_HD3059 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                        ip_axis_fi32tofp32__xbip_pipe_v3_0_5_viv__parameterized0_HD3061 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                              ip_axis_fi32tofp32__axi_slave_2to1_HD3062 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U15                                                      |                                                             axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD3115 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|             inst                                                 |                  ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3116 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (inst)                                             |                  ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3116 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                 ip_axis16_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3117 |         15 |         15 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U16                                                      |                                                               param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|           (U16)                                                  |                                                               param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                                      |                                                             axis16_reg_wrap__xdcDup__2 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD3118 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                  ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3119 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                  ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3119 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                 ip_axis16_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3120 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U18                                                      |                                                                        axis16_reg_wrap |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                          ip_axis16_reg |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg__axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg__axis_register_slice_v1_1_18_axisc_register_slice |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U19                                                      |                                                                    t_axi4_stream8_fifo |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                                                    t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                             t_axi4_stream8_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|             U0                                                   |                                     t_axi4_stream8_sfifo_d2048__fifo_generator_v13_2_3 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream8_sfifo_d2048__fifo_generator_v13_2_3_synth |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream8_sfifo_d2048__fifo_generator_top |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                                                    FSU |       3354 |       2934 |       0 |  420 |   6450 |      3 |      2 |           14 |
|           (U2)                                                   |                                                                                    FSU |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                          fp32_axis_subtract__xdcDup__1 |        294 |        248 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U1)                                                 |                                                          fp32_axis_subtract__xdcDup__1 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD3129 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3130 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                ip_fp32_axis_subtract__floating_point_v7_1_7_viv_HD3131 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U11                                                    |                                                               param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U11)                                                |                                                               param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                    |                                                               param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U12)                                                |                                                               param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                    |                                                               fp32_axis_add__xdcDup__1 |        291 |        245 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U14)                                                |                                                               fp32_axis_add__xdcDup__1 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                       ip_fp32_axis_add |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add__floating_point_v7_1_7 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add__floating_point_v7_1_7_viv |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U15                                                    |                                                        axis_fi32tofp32__parameterized1 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD1960 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD1961 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD1962 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                                                        axis_fi32tofp32__parameterized3 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2025 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2026 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2027 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U17                                                    |                                                   param_sync_to_axis32__parameterized2 |         90 |         90 |       0 |    0 |    167 |      0 |      0 |            0 |
|             (U17)                                                |                                                   param_sync_to_axis32__parameterized2 |         90 |         90 |       0 |    0 |    165 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U18                                                    |                                                               fp32_axis_add__xdcDup__2 |        262 |        232 |       0 |   30 |    511 |      0 |      0 |            2 |
|             (U18)                                                |                                                               fp32_axis_add__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD4047 |        262 |        232 |       0 |   30 |    508 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4048 |        262 |        232 |       0 |   30 |    508 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add__floating_point_v7_1_7_viv_HD4049 |        262 |        232 |       0 |   30 |    508 |      0 |      0 |            2 |
|           U19                                                    |                                                              fp32_axis_mult__xdcDup__3 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD600 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD601 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD602 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U2                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U2)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                            t_axi4_stream32_sfifo_d1024 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U22                                                    |                                                              fp32_axis_mult__xdcDup__4 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD679 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD680 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD681 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|           U24                                                    |                                                              fp32_axis_mult__xdcDup__5 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD758 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD759 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD760 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U25                                                    |                                             axis_fi32tofp32__parameterized5__xdcDup__1 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2090 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2091 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2092 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__1 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__1 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_fp32_axis_divide_HD4879 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide__floating_point_v7_1_7_HD4880 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide__floating_point_v7_1_7_viv_HD4881 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U4                                                     |                                                              fp32_axis_mult__xdcDup__6 |        175 |        135 |       0 |   40 |    402 |      0 |      0 |            2 |
|             (U4)                                                 |                                                              fp32_axis_mult__xdcDup__6 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD837 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD838 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD839 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|           U5                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U5)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                     t_axi4_stream32_sfifo_d1024_HD4736 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_HD4737 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth_HD4738 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U7                                                     |                                                               param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U7)                                                 |                                                               param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U9)                                                 |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                             t_axi4_stream32_sfifo_d256 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_synth |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                                                         pixel_bpr_flag |          6 |          6 |       0 |    0 |     22 |      0 |      0 |            0 |
|           (U20)                                                  |                                                                         pixel_bpr_flag |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                         axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                                             axis_fp32tofi32__xdcDup__1 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__1 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fp32tofi32_HD5909 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32__floating_point_v7_1_7_HD5910 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32__floating_point_v7_1_7_viv_HD5911 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|         U23                                                      |                                                                         axis_fi32tou16 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                  |                                                                         axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                                      pixel_bad_repl__1 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                                      pixel_bad_repl__1 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U25                                                      |                                                                         axis_fi32tou32 |         28 |         28 |       0 |    0 |     70 |      0 |      0 |            0 |
|           (U25)                                                  |                                                                         axis_fi32tou32 |         28 |         28 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                                            axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                                              axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                               ip_axis32_fanout2_HD6079 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6080 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6081 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                                          axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                                          axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                                             axis_fp32tofi32__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fp32tofi32_HD5973 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32__floating_point_v7_1_7_HD5974 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32__floating_point_v7_1_7_viv_HD5975 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                                    NLC |       6944 |       6106 |       0 |  838 |  13524 |     11 |      3 |           28 |
|           (U3)                                                   |                                                                                    NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                          fp32_axis_subtract__xdcDup__2 |        281 |        240 |       0 |   41 |    549 |      0 |      0 |            2 |
|             (U1)                                                 |                                                          fp32_axis_subtract__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD3471 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|               U0                                                 |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3472 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|                 i_synth                                          |                                ip_fp32_axis_subtract__floating_point_v7_1_7_viv_HD3473 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|           U10                                                    |                                                              fp32_axis_mult__xdcDup__7 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1390 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1391 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1392 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                      t_axi4_stream32_sfifo_d256_HD5581 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_HD5582 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_synth_HD5583 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U12)                                                |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                     t_axi4_stream32_sfifo_d1024_HD4792 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_HD4793 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth_HD4794 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                      t_axi4_stream32_sfifo_d256_HD5603 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_HD5604 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_synth_HD5605 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                                               param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                    |                                                                      axis_lut_X_to_ADD |       2823 |       2529 |       0 |  294 |   5463 |      5 |      0 |           10 |
|             (U15)                                                |                                                                      axis_lut_X_to_ADD |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|             U1                                                   |                                                          fp32_axis_subtract__xdcDup__3 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD3357 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3358 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                          fi32_axis_min |         24 |         24 |       0 |    0 |     20 |      0 |      0 |            0 |
|               (U10)                                              |                                                                          fi32_axis_min |         24 |         24 |       0 |    0 |     18 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                               param_sync_to_axis32__11 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                               param_sync_to_axis32__11 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                             axis32_reg_wrap__xdcDup__2 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3083 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3084 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                               param_sync_to_axis32__12 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                               param_sync_to_axis32__12 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                             axis32_reg_wrap__xdcDup__3 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3086 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3087 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                               param_sync_to_axis32__13 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                               param_sync_to_axis32__13 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                               param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                               param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                          fi32_axis_max |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                          fi32_axis_max |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                               param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                               param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                               param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                               param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                             axis32_reg_wrap__xdcDup__4 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3089 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3090 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                             axis32_reg_wrap__xdcDup__5 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3092 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3093 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U3                                                   |                                             axis_fp32tofi32__parameterized2__xdcDup__1 |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                        axis_fp32tofi32floor__xdcDup__1 |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                              axis32_fanout2__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized7__xdcDup__1 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                        axis_fp32tofi32round__xdcDup__3 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                             axis_fi32tofp32__xdcDup__2 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                        axis_fp32tofi32round__xdcDup__4 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                          fp32_axis_subtract__xdcDup__4 |        282 |        240 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__6 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                       fp32_axis_greaterThan__xdcDup__1 |        119 |        110 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                              axis32_fanout2__xdcDup__3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__7 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__8 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                              axis32_fanout2__xdcDup__4 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                               ip_axis32_fanout2_HD6052 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6053 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                               fp32_axis_add__xdcDup__3 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_add_HD4161 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4162 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|             U7                                                   |                                                              fp32_axis_mult__xdcDup__8 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_mult_HD916 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD917 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U8                                                   |                                                              fp32_axis_mult__xdcDup__9 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_mult_HD995 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult__floating_point_v7_1_7_HD996 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                             axis_fi32tofp32__parameterized7__xdcDup__2 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD2415 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U0                                               |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2416 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|           U16                                                    |                                                              axis32_fanout2__xdcDup__5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                               ip_axis32_fanout2__top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                       ip_axis32_fanout2__axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                             axis_fi32tofp32__xdcDup__3 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2285 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2286 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2287 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                             axis_fi32tofp32__xdcDup__4 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2350 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2351 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2352 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                               fp32_axis_add__xdcDup__4 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD4275 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4276 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add__floating_point_v7_1_7_viv_HD4277 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|           U22                                                    |                                                                    pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|             (U22)                                                |                                                                    pixel_negative_flag |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U23                                                    |                                                             fp32_axis_mult__xdcDup__10 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1074 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1075 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1076 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U24                                                    |                                                               param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U24)                                                |                                                               param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U25                                                    |                                                               param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U25)                                                |                                                               param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                    |                                                             fp32_axis_mult__xdcDup__11 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1153 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1154 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1155 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U27                                                    |                                                             fp32_axis_mult__xdcDup__12 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1232 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1233 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1234 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U28                                                    |                                                               param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U28)                                                |                                                               param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                    |                                                               param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U29)                                                |                                                               param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__2 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_fp32_axis_divide_HD5112 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide__floating_point_v7_1_7_HD5113 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide__floating_point_v7_1_7_viv_HD5114 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U30                                                    |                                                             axis32_reg_wrap__xdcDup__6 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD3080 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               inst                                               |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3081 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 (inst)                                           |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3081 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                 ip_axis32_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3082 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U4                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U4)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                     t_axi4_stream32_sfifo_d1024_HD4820 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_HD4821 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth_HD4822 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U5                                                     |                                                              axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                              axis32_fanout2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_axis32_fanout2_HD6049 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6050 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6051 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                          fp32_axis_subtract__xdcDup__5 |        294 |        248 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U6)                                                 |                                                          fp32_axis_subtract__xdcDup__5 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD3585 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3586 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                ip_fp32_axis_subtract__floating_point_v7_1_7_viv_HD3587 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U7                                                     |                                                               fp32_axis_add__xdcDup__5 |        292 |        247 |       0 |   45 |    576 |      0 |      0 |            2 |
|             (U7)                                                 |                                                               fp32_axis_add__xdcDup__5 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD4389 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4390 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add__floating_point_v7_1_7_viv_HD4391 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|           U8                                                     |                                                             fp32_axis_mult__xdcDup__13 |        195 |        146 |       0 |   49 |    434 |      0 |      0 |            2 |
|             (U8)                                                 |                                                             fp32_axis_mult__xdcDup__13 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1311 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1312 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1313 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|           U9                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|             (U9)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                     t_axi4_stream32_sfifo_d1024_HD4848 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_HD4849 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth_HD4850 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|           data_fifo                                              |                                                   t_axi4_stream32_fifo__parameterized4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                     t_axi4_stream32_sfifo_d1024_HD4764 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_HD4765 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024__fifo_generator_v13_2_3_synth_HD4766 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           offset_fixtofp32                                       |                                             axis_fi32tofp32__parameterized5__xdcDup__2 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2220 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2221 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2222 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           range_fixtofp32                                        |                                                        axis_fi32tofp32__parameterized5 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2155 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2156 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2157 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                                                         axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                                         axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                                         pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                  |                                                                         pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                                         gh_edge_det__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U33                                                      |                                                                   param_sync_to_axis32 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U33)                                                  |                                                                   param_sync_to_axis32 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                                                       native_fp32_mult |        160 |        129 |       0 |   31 |    366 |      0 |      0 |            2 |
|           (U34)                                                  |                                                                       native_fp32_mult |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                               ip_fp32_axis_mult_HD1864 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|             U0                                                   |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1865 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|               i_synth                                            |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1866 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|                 (i_synth)                                        |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1866 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                               ip_fp32_axis_mult__glb_ifx_master_HD1867 |         25 |          6 |       0 |   19 |     41 |      0 |      0 |            0 |
|                 MULT.OP                                          |                                                     ip_fp32_axis_mult__flt_mult_HD1869 |         74 |         62 |       0 |   12 |    177 |      0 |      0 |            2 |
|                 i_nd_to_rdy                                      |                         ip_fp32_axis_mult__xbip_pipe_v3_0_5_viv__parameterized0_HD1939 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                               ip_fp32_axis_mult__axi_slave_2to1_HD1940 |         59 |         59 |       0 |    0 |    135 |      0 |      0 |            0 |
|         U36                                                      |                                                             axis32_reg_wrap__xdcDup__7 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis32_reg_HD3110 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             inst                                                 |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3111 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               (inst)                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3111 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                 ip_axis32_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3112 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U37                                                      |                                                                        double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                                  pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U39)                                                  |                                                                  pixel_saturation_flag |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                    RQC |       5112 |       4474 |       0 |  638 |   9824 |      8 |      0 |           20 |
|           (U4)                                                   |                                                                                    RQC |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                                               param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U10)                                                |                                                               param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__2 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                       t_axi4_stream32_sfifo_d64_HD6111 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_HD6112 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_synth_HD6113 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__3 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                       t_axi4_stream32_sfifo_d64_HD6133 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_HD6134 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_synth_HD6135 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                                                             axis32_reg_wrap__xdcDup__8 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD3095 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3096 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3096 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                 ip_axis32_reg__axis_register_slice_v1_1_18_axisc_register_slice_HD3097 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U15                                                    |                                                      axis_lut_X_to_ADD__parameterized1 |       2817 |       2526 |       0 |  291 |   5426 |      5 |      0 |           10 |
|             (U15)                                                |                                                      axis_lut_X_to_ADD__parameterized1 |          1 |          1 |       0 |    0 |     25 |      0 |      0 |            0 |
|             U1                                                   |                                                          fp32_axis_subtract__xdcDup__6 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD3813 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3814 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                          fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (U10)                                              |                                                          fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     22 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                param_sync_to_axis32__3 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                                param_sync_to_axis32__3 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                             axis32_reg_wrap__xdcDup__9 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3107 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3108 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                param_sync_to_axis32__4 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                                param_sync_to_axis32__4 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                            axis32_reg_wrap__xdcDup__10 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3098 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3099 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                param_sync_to_axis32__5 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                                param_sync_to_axis32__5 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                                param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                          fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                          fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                                param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                                param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                            axis32_reg_wrap__xdcDup__11 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3101 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3102 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                            axis32_reg_wrap__xdcDup__12 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD3104 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 inst                                             |                  ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice_HD3105 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U3                                                   |                                                        axis_fp32tofi32__parameterized2 |       1357 |       1235 |       0 |  122 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                                   axis_fp32tofi32floor |       1357 |       1235 |       0 |  122 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                              axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized7__xdcDup__3 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                        axis_fp32tofi32round__xdcDup__5 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                             axis_fi32tofp32__xdcDup__5 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__9 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__4 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                        axis_fp32tofi32round__xdcDup__6 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                          fp32_axis_subtract__xdcDup__7 |        279 |        238 |       0 |   41 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__10 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                                  fp32_axis_greaterThan |        119 |        110 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                              axis32_fanout2__xdcDup__8 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__11 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                                   t_axi4_stream32_fifo__parameterized2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                              axis32_fanout2__xdcDup__9 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                               ip_axis32_fanout2_HD6067 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6068 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                               fp32_axis_add__xdcDup__6 |        260 |        227 |       0 |   33 |    516 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_add_HD4503 |        260 |        227 |       0 |   33 |    516 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4504 |        260 |        227 |       0 |   33 |    516 |      0 |      0 |            2 |
|             U7                                                   |                                                             fp32_axis_mult__xdcDup__14 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD1469 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                               |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1470 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U8                                                   |                                                             fp32_axis_mult__xdcDup__15 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD1548 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1549 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                        axis_fi32tofp32__parameterized7 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD2740 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                               |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2741 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U16                                                    |                                                             axis32_fanout2__xdcDup__10 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_axis32_fanout2_HD6061 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6062 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6063 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                             axis_fi32tofp32__xdcDup__6 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2675 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2676 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2677 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                                        axis_fi32tofp32 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD2610 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fi32tofp32__floating_point_v7_1_7_HD2611 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fi32tofp32__floating_point_v7_1_7_viv_HD2612 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                       fp32_axis_sqroot |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_fp32_axis_sqroot |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_fp32_axis_sqroot__floating_point_v7_1_7 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_fp32_axis_sqroot__floating_point_v7_1_7_viv |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|           U25                                                    |                                                param_sync_to_axis32__parameterized2__1 |         57 |         57 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U25)                                                |                                                param_sync_to_axis32__parameterized2__1 |         57 |         57 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                             fp32_axis_mult__xdcDup__16 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1706 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1707 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1708 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U4                                                     |                                                   t_axi4_stream32_fifo__parameterized6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                      t_axi4_stream32_sfifo_d256_HD5625 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_HD5626 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256__fifo_generator_v13_2_3_synth_HD5627 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                                             axis32_fanout2__xdcDup__11 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                             axis32_fanout2__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_axis32_fanout2_HD6064 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6065 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6066 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                          fp32_axis_subtract__xdcDup__8 |        285 |        242 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U6)                                                 |                                                          fp32_axis_subtract__xdcDup__8 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD3927 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                    ip_fp32_axis_subtract__floating_point_v7_1_7_HD3928 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                ip_fp32_axis_subtract__floating_point_v7_1_7_viv_HD3929 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U7                                                     |                                                             fp32_axis_mult__xdcDup__17 |        186 |        140 |       0 |   46 |    410 |      0 |      0 |            2 |
|             (U7)                                                 |                                                             fp32_axis_mult__xdcDup__17 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1785 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1786 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1787 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|           U8                                                     |                                                                          fp32_axis_add |        286 |        243 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                          fp32_axis_add |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD4617 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add__floating_point_v7_1_7_HD4618 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add__floating_point_v7_1_7_viv_HD4619 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U9                                                     |                                                                         fp32_axis_mult |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1627 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                        ip_fp32_axis_mult__floating_point_v7_1_7_HD1628 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                    ip_fp32_axis_mult__floating_point_v7_1_7_viv_HD1629 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|         U40                                                      |                                                                  pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                                  pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                                        axis_fp32tofi32 |        194 |        189 |       0 |    5 |    307 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                                   axis_fp32tofi32round |        194 |        189 |       0 |    5 |    307 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fp32tofi32_HD5845 |        194 |        189 |       0 |    5 |    307 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32__floating_point_v7_1_7_HD5846 |        194 |        189 |       0 |    5 |    307 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32__floating_point_v7_1_7_viv_HD5847 |        194 |        189 |       0 |    5 |    307 |      0 |      0 |            0 |
|         U49                                                      |                                                   t_axi4_stream32_fifo__parameterized8 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           (U49)                                                  |                                                   t_axi4_stream32_fifo__parameterized8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                       t_axi4_stream32_sfifo_d64_HD6155 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U0                                                   |                               t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_HD6156 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                         t_axi4_stream32_sfifo_d64__fifo_generator_v13_2_3_synth_HD6157 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                   t_axi4_stream32_sfifo_d64__fifo_generator_top_HD6158 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|         U5                                                       |                                                                                    CFF |       1260 |       1137 |       0 |  123 |   2416 |      0 |      0 |            2 |
|           (U5)                                                   |                                                                                    CFF |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                                                                param_sync_to_axis32__1 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                param_sync_to_axis32__1 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                        axis32_reg_wrap |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                          ip_axis32_reg |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg__axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg__axis_register_slice_v1_1_18_axisc_register_slice |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U5                                                     |                                                                param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                     fp32_axis_subtract |        269 |        235 |       0 |   34 |    531 |      0 |      0 |            2 |
|             (U6)                                                 |                                                                     fp32_axis_subtract |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_subtract |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract__floating_point_v7_1_7 |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract__floating_point_v7_1_7_viv |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|           U9                                                     |                                                            fp32_axis_divide__xdcDup__3 |        878 |        789 |       0 |   89 |   1600 |      0 |      0 |            0 |
|             (U9)                                                 |                                                            fp32_axis_divide__xdcDup__3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_fp32_axis_divide |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_fp32_axis_divide__floating_point_v7_1_7 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_fp32_axis_divide__floating_point_v7_1_7_viv |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|         U7                                                       |                                                             axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                               ip_axis32_fanout2_HD6082 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6083 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6084 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                         axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                               ip_axis32_fanout2_HD6076 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2__top_ip_axis32_fanout2_HD6077 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2__axis_broadcaster_v1_1_17_core_HD6078 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                       fp32_axis_divide |        885 |        790 |       0 |   95 |   1612 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                       fp32_axis_divide |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                             ip_fp32_axis_divide_HD5345 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|             U0                                                   |                                      ip_fp32_axis_divide__floating_point_v7_1_7_HD5346 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|               i_synth                                            |                                  ip_fp32_axis_divide__floating_point_v7_1_7_viv_HD5347 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                  ip_fp32_axis_divide__floating_point_v7_1_7_viv_HD5347 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 DIV_OP.SPD.OP                                    |                                                    ip_fp32_axis_divide__flt_div_HD5348 |        725 |        684 |       0 |   41 |   1365 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                             ip_fp32_axis_divide__glb_ifx_master_HD5572 |         53 |          8 |       0 |   45 |     52 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                       ip_fp32_axis_divide__xbip_pipe_v3_0_5_viv__parameterized0_HD5574 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                             ip_fp32_axis_divide__axi_slave_2to1_HD5575 |         97 |         97 |       0 |    0 |    153 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                      ip_fp32_axis_divide__delay_HD5576 |          9 |          0 |       0 |    9 |      9 |      0 |      0 |            0 |
|       gen_cal_1ch.U13                                            |                                                                    axis_128_to_64_wrap |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|         U1                                                       |                                                                         axis_128_to_64 |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                         axis_128_to_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                    axis_128_to_64__axis_dwidth_converter_v1_1_17_axis_dwidth_converter |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|             (inst)                                               |                    axis_128_to_64__axis_dwidth_converter_v1_1_17_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             gen_downsizer_conversion.axisc_downsizer_0           |                          axis_128_to_64__axis_dwidth_converter_v1_1_17_axisc_downsizer |         45 |         45 |       0 |    0 |    199 |      0 |      0 |            0 |
|       gen_cal_1ch.U2                                             |                                                t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |         78 |         75 |       0 |    3 |    195 |      1 |      0 |            0 |
|         (gen_cal_1ch.U2)                                         |                                                t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr16_rd64_d1024.fwft_afifo_wr18_rd72_d1024_inst     |                                                      fwft_afifo_wr18_rd72_d1024_HD6209 |         74 |         71 |       0 |    3 |    194 |      1 |      0 |            0 |
|           U0                                                     |                              fwft_afifo_wr18_rd72_d1024__fifo_generator_v13_2_3_HD6210 |         74 |         71 |       0 |    3 |    194 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                        fwft_afifo_wr18_rd72_d1024__fifo_generator_v13_2_3_synth_HD6211 |         74 |         71 |       0 |    3 |    194 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                  fwft_afifo_wr18_rd72_d1024__fifo_generator_top_HD6212 |         74 |         71 |       0 |    3 |    194 |      1 |      0 |            0 |
|                 grf.rf                                           |                              fwft_afifo_wr18_rd72_d1024__fifo_generator_ramfifo_HD6213 |         74 |         71 |       0 |    3 |    194 |      1 |      0 |            0 |
|       gen_cal_1ch.U3                                             |                                                           t_axi4_stream_wr16_rd64_fifo |         79 |         76 |       0 |    3 |    195 |      1 |      0 |            0 |
|         (gen_cal_1ch.U3)                                         |                                                           t_axi4_stream_wr16_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr16_rd64_d1024.fwft_afifo_wr18_rd72_d1024_inst     |                                                             fwft_afifo_wr18_rd72_d1024 |         75 |         72 |       0 |    3 |    194 |      1 |      0 |            0 |
|           U0                                                     |                                     fwft_afifo_wr18_rd72_d1024__fifo_generator_v13_2_3 |         75 |         72 |       0 |    3 |    194 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                               fwft_afifo_wr18_rd72_d1024__fifo_generator_v13_2_3_synth |         75 |         72 |       0 |    3 |    194 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                         fwft_afifo_wr18_rd72_d1024__fifo_generator_top |         75 |         72 |       0 |    3 |    194 |      1 |      0 |            0 |
|                 grf.rf                                           |                                     fwft_afifo_wr18_rd72_d1024__fifo_generator_ramfifo |         75 |         72 |       0 |    3 |    194 |      1 |      0 |            0 |
|       gen_cal_1ch.U8                                             |                                                           t_axi4_stream_wr64_rd16_fifo |         54 |         51 |       0 |    3 |    125 |      1 |      0 |            0 |
|         (gen_cal_1ch.U8)                                         |                                                           t_axi4_stream_wr64_rd16_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd16_d16.fwft_afifo_wr72_rd18_d16_inst         |                                                               fwft_afifo_wr72_rd18_d16 |         50 |         47 |       0 |    3 |    124 |      1 |      0 |            0 |
|           U0                                                     |                                       fwft_afifo_wr72_rd18_d16__fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    124 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_afifo_wr72_rd18_d16__fifo_generator_v13_2_3_synth |         50 |         47 |       0 |    3 |    124 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_afifo_wr72_rd18_d16__fifo_generator_top |         50 |         47 |       0 |    3 |    124 |      1 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_afifo_wr72_rd18_d16__fifo_generator_ramfifo |         50 |         47 |       0 |    3 |    124 |      1 |      0 |            0 |
|     EHDRI                                                        |                                                                         EHDRI_toplevel |        162 |        162 |       0 |    0 |    265 |      0 |      1 |            0 |
|       (EHDRI)                                                    |                                                                         EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                        ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                    ehdri_index_mem__blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                              ehdri_index_mem__blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                       ehdri_index_mem__blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                              ehdri_index_mem__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                                ehdri_index_mem__blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                         |                                                                    axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                    axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                        sync_reset__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                             ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                             ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                               ehdri_SM |         60 |         60 |       0 |    0 |     76 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                               ehdri_SM |         60 |         60 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                     |                                                                     exposure_time_ctrl |        180 |        180 |       0 |    0 |    338 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                 |                                                                     exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                       exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                       exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                       exp_time_manager |        122 |        122 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                       exp_time_manager |        122 |        122 |       0 |    0 |    100 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                          |                                                                              PWM_GEN_1 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                       |                                                                                 gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                              |                                                                               PWM_CTRL |          9 |          9 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                          |                                                                               PWM_CTRL |          9 |          9 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                     |                                                                           flagging_top |        245 |        245 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                 |                                                                           flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                   flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                            flagging_SM |        190 |        190 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                            flagging_SM |        189 |        189 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                        |                                                                             Flash_intf |        407 |        407 |       0 |    0 |    398 |      8 |      0 |            0 |
|       U1                                                         |                                                                             flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                         |                                                                  axi_bram_ctrl_wrapper |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                    |                                                                       ip_axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|           U0                                                     |                                                        ip_axi_bram_ctrl__axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|             (U0)                                                 |                                                        ip_axi_bram_ctrl__axi_bram_ctrl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             gext_inst.abcv4_0_ext_inst                           |                                                    ip_axi_bram_ctrl__axi_bram_ctrl_top |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|               GEN_AXI4.I_FULL_AXI                                |                                                             ip_axi_bram_ctrl__full_axi |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|                 (GEN_AXI4.I_FULL_AXI)                            |                                                             ip_axi_bram_ctrl__full_axi |          5 |          5 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 GEN_ARB.I_SNG_PORT                               |                                                         ip_axi_bram_ctrl__sng_port_arb |         19 |         19 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 I_RD_CHNL                                        |                                                              ip_axi_bram_ctrl__rd_chnl |        117 |        117 |       0 |    0 |    106 |      0 |      0 |            0 |
|                 I_WR_CHNL                                        |                                                              ip_axi_bram_ctrl__wr_chnl |         31 |         31 |       0 |    0 |     57 |      0 |      0 |            0 |
|       U4                                                         |                                                          blk_mem_gen_w32_d8192_wrapper |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                     |                                                          blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                               |                                                               ip_blk_mem_gen_w32_d8192 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                     |                                           ip_blk_mem_gen_w32_d8192__blk_mem_gen_v8_4_2 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                     ip_blk_mem_gen_w32_d8192__blk_mem_gen_v8_4_2_synth |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                              ip_blk_mem_gen_w32_d8192__blk_mem_gen_top |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|                 valid.cstr                                       |                                     ip_blk_mem_gen_w32_d8192__blk_mem_gen_generic_cstr |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                         |                                                                           flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                         |                                                                          flash_process |        129 |        129 |       0 |    0 |    146 |      0 |      0 |            0 |
|     GATING                                                       |                                                                             gating_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                   |                                                                             gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                     gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                     gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                              gating_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                              gating_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                       |                                                                          hder_inserter |       1705 |       1686 |       0 |   19 |   4023 |     12 |     16 |            0 |
|       (HEADER)                                                   |                                                                          hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                         |                                                                    hder_insert_mb_intf |        111 |        111 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                    hder_insert_mb_intf |         76 |         76 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                      |                                                                            err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                      |                                                                            err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                      |                                                                            err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                      |                                                                            err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                      |                                                                            err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                      |                                                                            err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                      |                                                                            err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__8 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                      |                                                                            err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                      |                                                                            err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                         gh_stretch__parameterized6__10 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                                        |                                                                    axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|         (U19)                                                    |                                                                    axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                             gh_stretch__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                         |                                                                  t_axi4_stream128_fifo |         85 |         83 |       0 |    2 |    183 |      5 |      1 |            0 |
|         (U2)                                                     |                                                                  t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                                                           t_axi4_stream128_afifo_d1024 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|           U0                                                     |                                   t_axi4_stream128_afifo_d1024__fifo_generator_v13_2_3 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|             inst_fifo_gen                                        |                             t_axi4_stream128_afifo_d1024__fifo_generator_v13_2_3_synth |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                       t_axi4_stream128_afifo_d1024__fifo_generator_top |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|                 grf.rf                                           |                                   t_axi4_stream128_afifo_d1024__fifo_generator_ramfifo |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|       U20                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__1 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U20)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6244 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6245 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6246 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6247 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6248 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6273 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6274 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6299 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6300 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U22                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__2 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U22)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6324 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6325 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6326 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6327 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6328 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6353 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6354 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6379 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6380 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U24                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__3 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|         (U24)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6404 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6405 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6406 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6407 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6408 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6433 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6434 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6459 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6460 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|       U26                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__4 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6484 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6485 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6486 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6487 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6488 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6513 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6514 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6539 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6540 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|       U28                                                        |                                                  t_axi4_stream128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|         agen_d512.t_axi4_stream128_afifo_d512_inst               |                                                            t_axi4_stream128_afifo_d512 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|           U0                                                     |                                    t_axi4_stream128_afifo_d512__fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                              t_axi4_stream128_afifo_d512__fifo_generator_v13_2_3_synth |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                        t_axi4_stream128_afifo_d512__fifo_generator_top |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|                 grf.rf                                           |                                    t_axi4_stream128_afifo_d512__fifo_generator_ramfifo |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|       U3                                                         |                                                        t_axi4_lite32_w_fifo__xdcDup__5 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U3)                                                     |                                                        t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6564 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6565 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6566 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6567 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6568 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6593 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6594 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6619 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6620 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U4                                                         |                                                                  hder_insert_sequencer |        325 |        325 |       0 |    0 |    368 |      0 |      1 |            0 |
|         (U4)                                                     |                                                                  hder_insert_sequencer |        301 |        301 |       0 |    0 |    334 |      0 |      0 |            0 |
|         U1A                                                      |                                                                         sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                fwft_sfifo_w8_d16_HD403 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                     |                                        fwft_sfifo_w8_d16__fifo_generator_v13_2_3_HD404 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                  fwft_sfifo_w8_d16__fifo_generator_v13_2_3_synth_HD405 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                            fwft_sfifo_w8_d16__fifo_generator_top_HD406 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 grf.rf                                           |                                        fwft_sfifo_w8_d16__fifo_generator_ramfifo_HD407 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                         |                                                                           hder_reorder |         82 |         82 |       0 |    0 |    303 |      4 |      0 |            0 |
|         (U5)                                                     |                                                                           hder_reorder |         82 |         82 |       0 |    0 |    301 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|           U0                                                     |                                                dp_ram_byte_w32_d64__blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                          dp_ram_byte_w32_d64__blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                   dp_ram_byte_w32_d64__blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 valid.cstr                                       |                                          dp_ram_byte_w32_d64__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|       U6                                                         |                                                        t_axi4_lite32_w_fifo__xdcDup__6 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U6)                                                     |                                                        t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                       t_axi4_lite32_w_afifo_d16_HD6644 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_HD6645 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth_HD6646 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16__fifo_generator_top_HD6647 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo_HD6648 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0_HD6673 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0_HD6674 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1_HD6699 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1_HD6700 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U7                                                         |                                                                   t_axi4_lite32_w_fifo |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U7)                                                     |                                                                   t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                              t_axi4_lite32_w_afifo_d16 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                      t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                                t_axi4_lite32_w_afifo_d16__fifo_generator_v13_2_3_synth |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                          t_axi4_lite32_w_afifo_d16__fifo_generator_top |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                      t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                          t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                      t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                          t_axi4_lite32_w_afifo_d16__fifo_generator_top__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                      t_axi4_lite32_w_afifo_d16__fifo_generator_ramfifo__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|     ICU                                                          |                                                                           ICU_toplevel |        156 |        156 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                                         |                                                                               ICU_Ctrl |         23 |         23 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                               ICU_Ctrl |         22 |         22 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                      |                                                                        sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                                 ICU_SM |        133 |        133 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                                 ICU_SM |        132 |        132 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                                      |                                                                        sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                         |                                                                           expb_irig_v2 |        481 |        480 |       0 |    1 |    664 |      0 |      0 |            0 |
|       (IRIG)                                                     |                                                                           expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                             irig_signal_conditioner_v2 |         69 |         69 |       0 |    0 |    129 |      0 |      0 |            0 |
|         (U1)                                                     |                                                             irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                          ad747x_driver |         18 |         18 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          ad747x_driver |         18 |         18 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                  adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                  |                                                                  adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                      |                                                                      adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                  |                                                                      adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                       adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                  channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                  channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                           irig_mb_intf |         75 |         74 |       0 |    1 |    152 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                           irig_mb_intf |         74 |         73 |       0 |    1 |    140 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S2                                                       |                                                                        double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S3                                                       |                                                                        double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S4                                                       |                                                                        double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                 irig_clock_detector_v2 |         36 |         36 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                 irig_clock_detector_v2 |         26 |         26 |       0 |    0 |     52 |      0 |      0 |            0 |
|         D1                                                       |                                                                            gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                 irig_alphab_decoder_v2 |        120 |        120 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                  irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                  irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                     irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                     irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                            irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                   |                                                            irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                  irig_frame_decoder_v2 |        138 |        138 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                  irig_frame_decoder_v2 |        138 |        138 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                     irig_controller_v2 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                     irig_controller_v2 |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                               irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                     |                                                               irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                      clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                                                      clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                         |                                                                          irig_reset_v2 |         12 |         12 |       0 |    0 |     33 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                          irig_reset_v2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                      clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                          |                                                                            mgt_wrapper |       2935 |       2566 |       0 |  369 |   6383 |     11 |      0 |            0 |
|       (MGT)                                                      |                                                                            mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MGTS                                                       |                                                                              mgt_block |       2619 |       2262 |       0 |  357 |   5644 |      4 |      0 |            0 |
|         (MGTS)                                                   |                                                                              mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                     |                                                                               MGT_CTRL |         91 |         91 |       0 |    0 |    297 |      0 |      0 |            0 |
|           (CTRL)                                                 |                                                                               MGT_CTRL |         90 |         90 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                              |                                                  double_sync_vector__parameterized1__1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           data_loopback_sync                                     |                                                                     double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                      |                                                                        double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                      |                                                     double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                       |                                                                        double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                               |                                                     double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                                                        sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                    |                                                     double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                     |                                                                        double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                     |                                                                               data_mgt |        629 |        574 |       0 |   55 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                                data_mgt__data_mgt_core |        629 |        574 |       0 |   55 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                                data_mgt__data_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                         data_mgt__data_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                          data_mgt__data_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                        data_mgt__data_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                        data_mgt__data_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                         data_mgt__data_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                             data_mgt__data_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                             data_mgt__data_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                             data_mgt__data_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                         data_mgt__data_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                           data_mgt__data_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                         data_mgt__data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                         data_mgt__data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                         data_mgt__data_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                         data_mgt__data_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                         data_mgt__data_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             data_mgt_wrapper_i                                   |                                                             data_mgt__data_mgt_WRAPPER |        493 |        439 |       0 |   54 |   1035 |      1 |      0 |            0 |
|               (data_mgt_wrapper_i)                               |                                                             data_mgt__data_mgt_WRAPPER |         52 |         32 |       0 |   20 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                       data_mgt__data_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                    data_mgt__data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                    data_mgt__data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                         data_mgt__data_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                         data_mgt__data_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                         data_mgt__data_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                   data_mgt__data_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                   data_mgt__data_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                   data_mgt__data_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                         data_mgt__data_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                         data_mgt__data_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                         data_mgt__data_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                            data_mgt__data_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                         data_mgt__data_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                         data_mgt__data_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                            data_mgt__data_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                         data_mgt__data_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                         data_mgt__data_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                         data_mgt__data_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               data_mgt_multi_gt_i                                |                                                            data_mgt__data_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 data_mgt_gtx_inst                                |                                                                 data_mgt__data_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                  data_mgt__data_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                      data_mgt__data_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                      data_mgt__data_mgt_RX_STARTUP_FSM |         93 |         93 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                         data_mgt__data_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                         data_mgt__data_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                         data_mgt__data_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                         data_mgt__data_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                         data_mgt__data_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                         data_mgt__data_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                         data_mgt__data_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                         data_mgt__data_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                    data_mgt__data_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                      data_mgt__data_mgt_TX_STARTUP_FSM |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                      data_mgt__data_mgt_TX_STARTUP_FSM |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                            data_mgt__data_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                          data_mgt__data_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                          data_mgt__data_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                          data_mgt__data_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                         data_mgt__data_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                         data_mgt__data_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                            data_mgt__data_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                            data_mgt__data_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                          data_mgt__data_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                            data_mgt__data_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                            data_mgt__data_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                            data_mgt__data_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                          data_mgt__data_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                          data_mgt__data_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                          data_mgt__data_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                          data_mgt__data_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                          data_mgt__data_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                        data_mgt__data_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                    data_mgt__data_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                  data_mgt__data_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                     data_mgt__data_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                            data_mgt__data_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                          data_mgt__data_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                  data_mgt__data_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                               data_mgt__data_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                    data_mgt__data_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                      data_mgt__data_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|         DATA_CLOCK                                               |                                                                  data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                             data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                              |                                                             data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                        data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                         |                                                           data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                      data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|             (U1)                                                 |                                                      data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     11 |      0 |      0 |            0 |
|             u_rst_sync_gt                                        |                                                               data_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|         EXP                                                      |                                                                                exp_mgt |       1259 |       1013 |       0 |  246 |   2630 |      2 |      0 |            0 |
|           inst                                                   |                                                                  exp_mgt__exp_mgt_core |       1259 |       1013 |       0 |  246 |   2630 |      2 |      0 |            0 |
|             (inst)                                               |                                                                  exp_mgt__exp_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                           exp_mgt__exp_mgt_AURORA_LANE |         77 |         76 |       0 |    1 |    242 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                         exp_mgt__exp_mgt_ERR_DETECT_48 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                       exp_mgt__exp_mgt_LANE_INIT_SM_49 |         19 |         18 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                       exp_mgt__exp_mgt_LANE_INIT_SM_49 |         15 |         14 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                           exp_mgt__exp_mgt_cdc_sync_53 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                            exp_mgt__exp_mgt_SYM_DEC_50 |         47 |         47 |       0 |    0 |    152 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                            exp_mgt__exp_mgt_SYM_GEN_51 |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                            exp_mgt__exp_mgt_SYM_GEN_51 |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                           exp_mgt__exp_mgt_rst_sync_52 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             aurora_lane_1_i                                      |                                                         exp_mgt__exp_mgt_AURORA_LANE_0 |         83 |         82 |       0 |    1 |    239 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                            exp_mgt__exp_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                          exp_mgt__exp_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                          exp_mgt__exp_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                           exp_mgt__exp_mgt_cdc_sync_47 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                               exp_mgt__exp_mgt_SYM_DEC |         56 |         56 |       0 |    0 |    149 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                               exp_mgt__exp_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                               exp_mgt__exp_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                           exp_mgt__exp_mgt_rst_sync_46 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                             exp_mgt__exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                           exp_mgt__exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                           exp_mgt__exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                           exp_mgt__exp_mgt_rst_sync_43 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                           exp_mgt__exp_mgt_rst_sync_44 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                           exp_mgt__exp_mgt_rst_sync_45 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             exp_mgt_wrapper_i                                    |                                                               exp_mgt__exp_mgt_WRAPPER |        742 |        638 |       0 |  104 |   1727 |      2 |      0 |            0 |
|               (exp_mgt_wrapper_i)                                |                                                               exp_mgt__exp_mgt_WRAPPER |         68 |         31 |       0 |   37 |    201 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                         exp_mgt__exp_mgt_BLOCK_SYNC_SM |         29 |         29 |       0 |    0 |     52 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_lane1_i                         |                                                       exp_mgt__exp_mgt_BLOCK_SYNC_SM_2 |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                      exp_mgt__exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         98 |         74 |       0 |   24 |    289 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                      exp_mgt__exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         82 |         59 |       0 |   23 |    265 |      1 |      0 |            0 |
|                 slave.slave                                      |                                                         exp_mgt__exp_mgt_CH_BOND_SLAVE |         14 |         14 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                           exp_mgt__exp_mgt_cdc_sync__parameterized1_40 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                           exp_mgt__exp_mgt_cdc_sync__parameterized3_41 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_42 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               cbcc_gtx0_lane1_i                                  |                      exp_mgt__exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         99 |         75 |       0 |   24 |    301 |      1 |      0 |            0 |
|                 (cbcc_gtx0_lane1_i)                              |                      exp_mgt__exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         80 |         57 |       0 |   23 |    274 |      1 |      0 |            0 |
|                 master.master                                    |                                                        exp_mgt__exp_mgt_CH_BOND_MASTER |         16 |         16 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 u_cdc_overflow_flag_c                            |                                              exp_mgt__exp_mgt_cdc_sync__parameterized3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                           exp_mgt__exp_mgt_cdc_sync__parameterized1_36 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                           exp_mgt__exp_mgt_cdc_sync__parameterized3_37 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_38 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                     exp_mgt__exp_mgt_common_logic_cbcc |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                     exp_mgt__exp_mgt_common_reset_cbcc |         14 |          9 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                     exp_mgt__exp_mgt_common_reset_cbcc |          4 |          4 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                           exp_mgt__exp_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_30 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                              exp_mgt__exp_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_31 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_32 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                              exp_mgt__exp_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                           exp_mgt__exp_mgt_rst_sync__parameterized3_33 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_34 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_35 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                    exp_mgt__exp_mgt_DESCRAMBLER_64B66B |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_lane1_i                    |                                                  exp_mgt__exp_mgt_DESCRAMBLER_64B66B_3 |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               exp_mgt_multi_gt_i                                 |                                                              exp_mgt__exp_mgt_MULTI_GT |         24 |         10 |       0 |   14 |     34 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst                                 |                                                                   exp_mgt__exp_mgt_GTX |         14 |          7 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst_lane1                           |                                                                exp_mgt__exp_mgt_GTX_27 |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                        exp_mgt__exp_mgt_RX_STARTUP_FSM |        117 |        117 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                        exp_mgt__exp_mgt_RX_STARTUP_FSM |         94 |         94 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_19 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_20 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_21 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_22 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                           exp_mgt__exp_mgt_rst_sync_23 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_24 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                           exp_mgt__exp_mgt_rst_sync_25 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_26 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                      exp_mgt__exp_mgt_SCRAMBLER_64B66B |         38 |         38 |       0 |    0 |    122 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_lane1_i                      |                                                    exp_mgt__exp_mgt_SCRAMBLER_64B66B_4 |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                        exp_mgt__exp_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                        exp_mgt__exp_mgt_TX_STARTUP_FSM |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                              exp_mgt__exp_mgt_rst_sync__parameterized1 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_15 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_16 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                           exp_mgt__exp_mgt_rst_sync__parameterized1_18 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                              exp_mgt__exp_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc__lane1_check_polarity                        |                                                            exp_mgt__exp_mgt_cdc_sync_5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                              exp_mgt__exp_mgt_cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_lane1_i                          |                                            exp_mgt__exp_mgt_cdc_sync__parameterized1_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                            exp_mgt__exp_mgt_cdc_sync__parameterized1_7 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                              exp_mgt__exp_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                              exp_mgt__exp_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_cdc_rxpolarity__LANE1                            |                                            exp_mgt__exp_mgt_cdc_sync__parameterized2_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                              exp_mgt__exp_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                            exp_mgt__exp_mgt_rst_sync__parameterized0_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_12 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                           exp_mgt__exp_mgt_rst_sync__parameterized0_13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                          exp_mgt__exp_mgt_GLOBAL_LOGIC |         48 |         48 |       0 |    0 |     40 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                      exp_mgt__exp_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                    exp_mgt__exp_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                       exp_mgt__exp_mgt_CHANNEL_INIT_SM |         42 |         42 |       0 |    0 |     33 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                              exp_mgt__exp_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                            exp_mgt__exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             rx_ll_i                                              |                                                                 exp_mgt__exp_mgt_RX_LL |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|               rx_ll_datapath_i                                   |                                                        exp_mgt__exp_mgt_RX_LL_DATAPATH |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                    exp_mgt__exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                 exp_mgt__exp_mgt_TX_LL |         67 |         67 |       0 |    0 |    155 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                      exp_mgt__exp_mgt_TX_LL_CONTROL_SM |         64 |         64 |       0 |    0 |     24 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                        exp_mgt__exp_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|         EXP_COMMON                                               |                                                              exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                         exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                        |                                                                              video_mgt |        627 |        572 |       0 |   55 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                              video_mgt__video_mgt_core |        627 |        572 |       0 |   55 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                              video_mgt__video_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                       video_mgt__video_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                        video_mgt__video_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                      video_mgt__video_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                      video_mgt__video_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                       video_mgt__video_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                           video_mgt__video_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                           video_mgt__video_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                           video_mgt__video_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                       video_mgt__video_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                         video_mgt__video_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                       video_mgt__video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                       video_mgt__video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                       video_mgt__video_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                       video_mgt__video_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                       video_mgt__video_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                      video_mgt__video_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                  video_mgt__video_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                video_mgt__video_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                   video_mgt__video_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                          video_mgt__video_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                        video_mgt__video_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                video_mgt__video_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                             video_mgt__video_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                  video_mgt__video_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                    video_mgt__video_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|             video_mgt_wrapper_i                                  |                                                           video_mgt__video_mgt_WRAPPER |        491 |        437 |       0 |   54 |   1035 |      1 |      0 |            0 |
|               (video_mgt_wrapper_i)                              |                                                           video_mgt__video_mgt_WRAPPER |         51 |         32 |       0 |   19 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                     video_mgt__video_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                  video_mgt__video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                  video_mgt__video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                       video_mgt__video_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                       video_mgt__video_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                       video_mgt__video_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                 video_mgt__video_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                 video_mgt__video_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                 video_mgt__video_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                       video_mgt__video_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                       video_mgt__video_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                       video_mgt__video_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                          video_mgt__video_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                       video_mgt__video_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                       video_mgt__video_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                          video_mgt__video_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                       video_mgt__video_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                       video_mgt__video_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                       video_mgt__video_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                video_mgt__video_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                    video_mgt__video_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                    video_mgt__video_mgt_RX_STARTUP_FSM |         93 |         93 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                       video_mgt__video_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                       video_mgt__video_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                       video_mgt__video_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                       video_mgt__video_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                       video_mgt__video_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                       video_mgt__video_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                       video_mgt__video_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                       video_mgt__video_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                  video_mgt__video_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                    video_mgt__video_mgt_TX_STARTUP_FSM |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                    video_mgt__video_mgt_TX_STARTUP_FSM |         86 |         86 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                          video_mgt__video_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                        video_mgt__video_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                        video_mgt__video_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                        video_mgt__video_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                       video_mgt__video_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                       video_mgt__video_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                          video_mgt__video_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                          video_mgt__video_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                        video_mgt__video_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                          video_mgt__video_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                          video_mgt__video_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                          video_mgt__video_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                        video_mgt__video_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                        video_mgt__video_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                        video_mgt__video_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                        video_mgt__video_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                        video_mgt__video_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               video_mgt_multi_gt_i                               |                                                          video_mgt__video_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 video_mgt_gtx_inst                               |                                                               video_mgt__video_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|       U1                                                         |                                                                               mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                                                      mgt_stream_merger |        247 |        238 |       0 |    9 |    615 |      4 |      0 |            0 |
|         (U3)                                                     |                                                                      mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                 |                                                         t_axi4_stream_wr128_rd128_fifo |         82 |         79 |       0 |    3 |    205 |      2 |      0 |            0 |
|           (EXP_FIFO)                                             |                                                         t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                                            fwft_afifo_wr130_rd130_d512 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|             U0                                                   |                                    fwft_afifo_wr130_rd130_d512__fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|               inst_fifo_gen                                      |                              fwft_afifo_wr130_rd130_d512__fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|                 gconvfifo.rf                                     |                                        fwft_afifo_wr130_rd130_d512__fifo_generator_top |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                             |                                t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                         |                                t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                       fwft_afifo_wr66_rd66_d512_HD6725 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                               fwft_afifo_wr66_rd66_d512__fifo_generator_v13_2_3_HD6726 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                         fwft_afifo_wr66_rd66_d512__fifo_generator_v13_2_3_synth_HD6727 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                   fwft_afifo_wr66_rd66_d512__fifo_generator_top_HD6728 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                            |                                           t_axi4_stream_wr64_rd64_fifo__parameterized2 |         82 |         79 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                        |                                           t_axi4_stream_wr64_rd64_fifo__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                              fwft_afifo_wr66_rd66_d512 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                                      fwft_afifo_wr66_rd66_d512__fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                fwft_afifo_wr66_rd66_d512__fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                          fwft_afifo_wr66_rd66_d512__fifo_generator_top |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|       U4                                                         |                                                  t_axi4_stream128_fifo__parameterized3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|         agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                                             t_axi4_stream128_afifo_d16 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|           U0                                                     |                                     t_axi4_stream128_afifo_d16__fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_stream128_afifo_d16__fifo_generator_v13_2_3_synth |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                         t_axi4_stream128_afifo_d16__fifo_generator_top |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|                 grf.rf                                           |                                     t_axi4_stream128_afifo_d16__fifo_generator_ramfifo |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|     SFW_INTF                                                     |                                                                                    SFW |        539 |        539 |       0 |    0 |    654 |      0 |      1 |            0 |
|       (SFW_INTF)                                                 |                                                                                    SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                         SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                         SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                           |                                                                        double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                         trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                         |                                                                             fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                             fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                        |                                                                        sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                               SFW_Ctrl |         53 |         53 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                               SFW_Ctrl |         52 |         52 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                     axil32_addr_demux4 |         50 |         50 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                       axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                       axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                        sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                       sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                   sdp_ram_w32_d128__blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                             sdp_ram_w32_d128__blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                      sdp_ram_w32_d128__blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                             sdp_ram_w32_d128__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                               sdp_ram_w32_d128__blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                         |                                                                     SFW_ACQUISITION_SM |         43 |         43 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                     SFW_ACQUISITION_SM |         42 |         42 |       0 |    0 |    106 |      0 |      0 |            0 |
|         double_sync_gen                                          |                                                                        double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                             |                                                                        Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                         |                                                                        Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                         |                                                                            sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                         |                                                                               trig_gen |       1740 |       1740 |       0 |    0 |   1739 |      0 |      0 |            0 |
|       (TRIG)                                                     |                                                                               trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                   trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                         trig_gen_ctler |        371 |        371 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                       |                                                                          trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                   delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                   delay_measurement__1 |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                        gh_edge_det__10 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U3                                                   |                                                                        gh_edge_det__11 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                        sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                        min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                        min_max_ctrl__9 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                  |                                                                        sync_reset__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    trig_gen_ctler_core |        186 |        186 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    trig_gen_ctler_core |        186 |        186 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                        |                                                                        sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                          progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                          progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                        double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                           trig_stamper |        147 |        147 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     trig_stamper_ctler |        147 |        147 |       0 |    0 |    237 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                     trig_stamper_ctler |        142 |        142 |       0 |    0 |    225 |      0 |      0 |            0 |
|           E2                                                     |                                                                         gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                     |                                                                         gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                     |                                                                         gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                     |                                                                         gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                     |                                                                         gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                                                        double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                       trig_conditioner |         53 |         53 |       0 |    0 |     86 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                       trig_conditioner |         53 |         53 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                     |                                                                        trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                 |                                                                        trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                     period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                        min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                        min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                        min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                        min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                        min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                        min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                        min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                        min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                        min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                        min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                        min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                        min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                        min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                        min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                          |                                                                  axil32_addr_demux4__1 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                                                      Buffering_wrapper |       2234 |       2183 |      48 |    3 |   3350 |     10 |      0 |           14 |
|       (U2)                                                       |                                                                      Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                                                         axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                      ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                               ip_axis64_fanout2__top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                       ip_axis64_fanout2__axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                       axis64_sw_2_1__parameterized1__1 |        188 |        188 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                     |                                                       axis64_sw_2_1__parameterized1__1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                               axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                               axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                               axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                               axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                          axis64_reg__6 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                          axis64_reg__6 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                          axis64_reg__5 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                          axis64_reg__5 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                          axis64_reg__4 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                          axis64_reg__4 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                        |                                                                         axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                    |                                                                         axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                          axis64_sw_2_1__parameterized1 |        188 |        188 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                     |                                                          axis64_sw_2_1__parameterized1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                               axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                               axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                                  axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                                  axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                          axis64_reg__2 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                          axis64_reg__2 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                          axis64_reg__3 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                          axis64_reg__3 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                             axis64_reg |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                             axis64_reg |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                              Buffering |       1720 |       1669 |      48 |    3 |   2263 |      6 |      0 |           14 |
|         (U4)                                                     |                                                                              Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                 |                                                                         Buffering_Ctrl |         81 |         81 |       0 |    0 |    472 |      0 |      0 |            0 |
|           (BUF_CTRL)                                             |                                                                         Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                        double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                        double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                                              Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                    |                                                                        double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                                                        double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                                                                        double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                    |                                                                        double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                    |                                                                             sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3F                                                    |                                                                          gh_stretch__5 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                      |                                                                          BUFFERING_FSM |       1239 |       1239 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                  |                                                                          BUFFERING_FSM |       1239 |       1239 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                |                                                                        double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                        |                                                                        sync_reset__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                     axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                     axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                        sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U13                                                      |                                                                   t_axi4_stream64_fifo |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                                                              t_axi4_stream64_afifo_d16 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|             U0                                                   |                                      t_axi4_stream64_afifo_d16__fifo_generator_v13_2_3 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                                t_axi4_stream64_afifo_d16__fifo_generator_v13_2_3_synth |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                          t_axi4_stream64_afifo_d16__fifo_generator_top |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|         U2                                                       |                                                                   axis128_hole_sync__1 |         90 |         90 |       0 |    0 |    336 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                   axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                         axis128_reg__3 |         85 |         85 |       0 |    0 |    330 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                         axis128_reg__3 |         85 |         85 |       0 |    0 |    328 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                                                              axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                      |                                                              axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                     |                                                   buffer_table_ram__blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                             buffer_table_ram__blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                      buffer_table_ram__blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 valid.cstr                                       |                                             buffer_table_ram__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                                       |                                                                        flow_controller |         80 |         80 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                        flow_controller |         79 |         79 |       0 |    0 |     88 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                        double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                        double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                      shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                 axis128_hder_extractor |         30 |         30 |       0 |    0 |     31 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                 axis128_hder_extractor |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           r0                                                     |                                                                         sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                  t_axi4_stream128_fifo__parameterized5 |         70 |         67 |       0 |    3 |    144 |      3 |      0 |            0 |
|           (U9)                                                   |                                                  t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d128.t_axi4_stream128_afifo_d128_inst             |                                                            t_axi4_stream128_afifo_d128 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|             U0                                                   |                                    t_axi4_stream128_afifo_d128__fifo_generator_v13_2_3 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|               inst_fifo_gen                                      |                              t_axi4_stream128_afifo_d128__fifo_generator_v13_2_3_synth |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                        t_axi4_stream128_afifo_d128__fifo_generator_top |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|       U5                                                         |                                                          t_axi4_stream_wr64_rd128_fifo |         30 |         30 |       0 |    0 |     30 |      2 |      0 |            0 |
|         (U5)                                                     |                                                          t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                                              fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|           U0                                                     |                                      fwft_sfifo_wr66_rd132_d32__fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_sfifo_wr66_rd132_d32__fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_sfifo_wr66_rd132_d32__fifo_generator_top |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_sfifo_wr66_rd132_d32__fifo_generator_ramfifo |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|       U6                                                         |                                                          t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|         (U6)                                                     |                                                          t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                                              fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|           U0                                                     |                                      fwft_sfifo_wr132_rd66_d32__fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_sfifo_wr132_rd66_d32__fifo_generator_v13_2_3_synth |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_sfifo_wr132_rd66_d32__fifo_generator_top |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_sfifo_wr132_rd66_d32__fifo_generator_ramfifo |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|       U7                                                         |                                                                            moi_handler |         26 |         26 |       0 |    0 |     31 |      0 |      0 |            0 |
|         U10                                                      |                                                                    moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                    moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                           moi_flag_gen |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                           moi_flag_gen |         20 |         20 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                         gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                         gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                       axis64_hole_sync |         41 |         41 |       0 |    0 |    140 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                       axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                          axis64_reg__1 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          axis64_reg__1 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                           |                                                                            axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                                            FrameBuffer |        404 |        401 |       0 |    3 |    939 |      2 |      0 |            0 |
|       U7                                                         |                                                                        ext_buff_switch |        279 |        279 |       0 |    0 |    543 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                        ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.U7                                            |                                                                 axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.U7)                                        |                                                                 axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U5                                             |                                                                         axis128_reg__2 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U5)                                         |                                                                         axis128_reg__2 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U6                                             |                                                                            axis128_reg |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U6)                                         |                                                                            axis128_reg |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                      axis128_hole_sync |         75 |         75 |       0 |    0 |    271 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                      axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                         axis128_reg__1 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                         axis128_reg__1 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                              axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                              axis128_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                        axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g1.U3                                                      |                                          t_axi4_stream_wr128_rd64_fifo__parameterized1 |         48 |         45 |       0 |    3 |    122 |      2 |      0 |            0 |
|         (g1.U3)                                                  |                                          t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                                              fwft_afifo_wr132_rd66_d16 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|           U0                                                     |                                      fwft_afifo_wr132_rd66_d16__fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_afifo_wr132_rd66_d16__fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_afifo_wr132_rd66_d16__fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_afifo_wr132_rd66_d16__fifo_generator_ramfifo |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|     U6                                                           |                                                                             adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                           |                                                                        adc_readout_top |        413 |        385 |      12 |   16 |    683 |      0 |      0 |            1 |
|       (U7)                                                       |                                                                        adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                    adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                    adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                           |                                                                        double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                            adc_readout |        342 |        314 |      12 |   16 |    399 |      0 |      0 |            1 |
|         (U2)                                                     |                                                                            adc_readout |        316 |        300 |       0 |   16 |    369 |      0 |      0 |            1 |
|         U1                                                       |                                                                        sync_reset__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                       |                                                                         gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                 |                                                                        double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                            |                                                                          data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                   |                                                                       gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                               |                                                                        double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                          ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                     |                                                          ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                          ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                          ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                          |                                                                               USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                             |                                                         afpa_data_deserializer_8chn_v2 |       1024 |       1018 |       0 |    6 |   1284 |      2 |      0 |            0 |
|     (U1)                                                         |                                                         afpa_data_deserializer_8chn_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                          |                                                                 quad_data_deserializer |        413 |        413 |       0 |    0 |    509 |      0 |      0 |            0 |
|       (CH0)                                                      |                                                                 quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                             adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                   clink_calibration__1 |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                   clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                  clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                  clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                                      idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                                      idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                             adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                                      idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                                      idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                     rst_conditioner__1 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                     rst_conditioner__1 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                             adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                              quad_pattern_validator__1 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                               adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                               adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                               adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                               adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                               adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                               adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                               adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                               adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                        adc_pattern_validator_ctrler__1 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                        adc_pattern_validator_ctrler__1 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                   clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                              quad_pattern_validator__parameterized1__1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                               adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                               adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                               adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                               adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                               adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                               adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                               adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                               adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                        adc_pattern_validator_ctrler__parameterized1__1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                        adc_pattern_validator_ctrler__parameterized1__1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                   clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                             adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                           dcm_reset__1 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       master_gen.U14                                             |                                                                 adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_10_0M.Ux                                             |                                                             serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                         serdes_clkin_10_0_MHz_mmcm__serdes_clkin_10_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                           quad_data_sync_v2__xdcDup__1 |        105 |        102 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (U4)                                                       |                                                           quad_data_sync_v2__xdcDup__1 |         57 |         57 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                              fwft_afifo_w72_d16_HD6757 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                      fwft_afifo_w72_d16__fifo_generator_v13_2_3_HD6758 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                fwft_afifo_w72_d16__fifo_generator_v13_2_3_synth_HD6759 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                          fwft_afifo_w72_d16__fifo_generator_top_HD6760 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                      fwft_afifo_w72_d16__fifo_generator_ramfifo_HD6761 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                 fwft_afifo_w72_d16__clk_x_pntrs_HD6762 |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                    fwft_afifo_w72_d16__rd_logic_HD6765 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                    fwft_afifo_w72_d16__wr_logic_HD6769 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                      fwft_afifo_w72_d16__memory_HD6773 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                           fwft_afifo_w72_d16__reset_blk_ramfifo_HD6780 |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     g0.CH1                                                       |                                                 quad_data_deserializer__parameterized1 |        413 |        413 |       0 |    0 |    509 |      0 |      0 |            0 |
|       (g0.CH1)                                                   |                                                 quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                             adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                      clink_calibration |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                      clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                       clink_delay_ctrl |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                       clink_delay_ctrl |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                     clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                                      idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                                      idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                             adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                                      idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                                         idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                     rst_conditioner__2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                     rst_conditioner__2 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                             adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                 quad_pattern_validator |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                              adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                              adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                              adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                              adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                              adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                              adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                  adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                  adc_pattern_validator |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                           adc_pattern_validator_ctrler |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                           adc_pattern_validator_ctrler |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                      clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                                 quad_pattern_validator__parameterized1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                               adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                               adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                              adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                              adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                              adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                              adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                              adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                              adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                           adc_pattern_validator_ctrler__parameterized1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                           adc_pattern_validator_ctrler__parameterized1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                   clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                                adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                              dcm_reset |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|     g0.U12                                                       |                                                                      quad_data_sync_v2 |         98 |         95 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (g0.U12)                                                   |                                                                      quad_data_sync_v2 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                     fwft_afifo_w72_d16 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                             fwft_afifo_w72_d16__fifo_generator_v13_2_3 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                       fwft_afifo_w72_d16__fifo_generator_v13_2_3_synth |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                                 fwft_afifo_w72_d16__fifo_generator_top |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                             fwft_afifo_w72_d16__fifo_generator_ramfifo |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                        fwft_afifo_w72_d16__clk_x_pntrs |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                           fwft_afifo_w72_d16__rd_logic |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                           fwft_afifo_w72_d16__wr_logic |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                             fwft_afifo_w72_d16__memory |          6 |          3 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                                  fwft_afifo_w72_d16__reset_blk_ramfifo |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|   U3                                                             |                                                                          suphawkA_intf |       5700 |       5529 |       0 |  171 |  10252 |      9 |     11 |            8 |
|     (U3)                                                         |                                                                          suphawkA_intf |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                           |                                                                    fpa_trig_controller |        155 |        155 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                       |                                                                    fpa_trig_controller |        155 |        155 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                                                        double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                          |                                                                     suphawkA_digio_map |         71 |         71 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U19)                                                      |                                                                     suphawkA_digio_map |         71 |         71 |       0 |    0 |     86 |      0 |      0 |            0 |
|       U0                                                         |                                                                        sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                           |                                                                     fpa_intf_sequencer |         28 |         28 |       0 |    0 |     35 |      0 |      0 |            0 |
|       (U2)                                                       |                                                                     fpa_intf_sequencer |         28 |         28 |       0 |    0 |     27 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                          |                                                                          afpa_services |       1321 |       1314 |       0 |    7 |   1766 |      0 |      1 |            2 |
|       U1                                                         |                                                                          spi_mux_ctler |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          spi_mux_ctler |         28 |         28 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                                       |                                                                             sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                          quad_adc_ctrl |         55 |         55 |       0 |    0 |    572 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                          quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                               |                                                                        sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                                   |                                                                                 spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                                  |                                                                                 spi_tx |         25 |         25 |       0 |    0 |    538 |      0 |      0 |            0 |
|         sync_ptren                                               |                                                                            double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                    adc_brd_switch_ctrl |         95 |         95 |       0 |    0 |    121 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                    adc_brd_switch_ctrl |         19 |         19 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                            Clk_Divider |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                       |                                                                      LL8_ext_to_spi_tx |         62 |         62 |       0 |    0 |     71 |      0 |      1 |            0 |
|           (U3)                                                   |                                                                      LL8_ext_to_spi_tx |         35 |         35 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                               fwft_sfifo_w3_d16_HD6809 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                       fwft_sfifo_w3_d16__fifo_generator_v13_2_3_HD6810 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                 fwft_sfifo_w3_d16__fifo_generator_v13_2_3_synth_HD6811 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_sfifo_w3_d16__fifo_generator_top_HD6812 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                    monitoring_adc_ctrl |        425 |        422 |       0 |    3 |    245 |      0 |      0 |            2 |
|         (U4)                                                     |                                                                    monitoring_adc_ctrl |        260 |        260 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                       |                                                                        sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                          signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                         ads1118_driver |        112 |        111 |       0 |    1 |     99 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                         ads1118_driver |        112 |        111 |       0 |    1 |     97 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                      |                                                                         Clk_Divider__1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                      |                                                            Clk_Divider__parameterized2 |         26 |         26 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                                         |                                                                      adc_brd_id_reader |        229 |        227 |       0 |    2 |    189 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                      adc_brd_id_reader |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                       signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                          brd_id_reader |        212 |        212 |       0 |    0 |    168 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          brd_id_reader |        184 |        184 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                            Clk_Divider__parameterized4 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                                         |                                                                     flex_brd_id_reader |        344 |        342 |       0 |    2 |    426 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                     flex_brd_id_reader |          3 |          3 |       0 |    0 |     41 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                       signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                                       |                                                                       brd_id_reader__1 |        328 |        328 |       0 |    0 |    372 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       brd_id_reader__1 |        300 |        300 |       0 |    0 |    341 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                         Clk_Divider__parameterized4__1 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                         |                                                                        reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                         |                                                                     afpa_services_ctrl |        134 |        134 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                     afpa_services_ctrl |        134 |        134 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U23                                                          |                                                                    frm_in_progress_gen |         13 |         13 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U23)                                                      |                                                                    frm_in_progress_gen |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                         |                                                                        sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                        double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                          |                                                                 fpa_trig_precontroller |         34 |         34 |       0 |    0 |     54 |      0 |      0 |            0 |
|       (U24)                                                      |                                                                 fpa_trig_precontroller |         16 |         16 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                        |                                                          gh_stretch__parameterized8__1 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                        |                                                             gh_stretch__parameterized8 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1E                                                        |                                                            double_sync__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                          |                                                                      suphawkA_clks_gen |        183 |        180 |       0 |    3 |    380 |      0 |      1 |            0 |
|       (U26)                                                      |                                                                      suphawkA_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                 suphawkA_clks_gen_core |        104 |        101 |       0 |    3 |    260 |      0 |      1 |            0 |
|         (U1)                                                     |                                                                 suphawkA_clks_gen_core |         20 |         20 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                         Clk_Divider__parameterized6__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         adcclk_sync                                              |                                                                     fwft_afifo_w8_d256 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           U0                                                     |                                             fwft_afifo_w8_d256__fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                       fwft_afifo_w8_d256__fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_afifo_w8_d256__fifo_generator_top |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 grf.rf                                           |                                             fwft_afifo_w8_d256__fifo_generator_ramfifo |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|         sync_divsty0                                             |                                                     double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U2                                                         |                                                                     suphawkA_clks_mmcm |         59 |         59 |       0 |    0 |    101 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                     suphawkA_clks_mmcm |         59 |         59 |       0 |    0 |     99 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                 suphawkA_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                                 suphawkA_10_0_MHz_mmcm__suphawkA_10_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                        rst_conditioner |         18 |         18 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                        rst_conditioner |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U33                                                          |                                          t_axi4_stream_wr64_rd128_fifo__parameterized1 |         82 |         79 |       0 |    3 |    192 |      2 |      0 |            0 |
|       (U33)                                                      |                                          t_axi4_stream_wr64_rd128_fifo__parameterized1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_wr64_rd128_d512.fwft_afifo_wr66_rd132_d512_inst       |                                                             fwft_afifo_wr66_rd132_d512 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|         U0                                                       |                                     fwft_afifo_wr66_rd132_d512__fifo_generator_v13_2_3 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|           inst_fifo_gen                                          |                               fwft_afifo_wr66_rd132_d512__fifo_generator_v13_2_3_synth |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|             gconvfifo.rf                                         |                                         fwft_afifo_wr66_rd132_d512__fifo_generator_top |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|               grf.rf                                             |                                     fwft_afifo_wr66_rd132_d512__fifo_generator_ramfifo |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                fwft_afifo_wr66_rd132_d512__clk_x_pntrs |         28 |         28 |       0 |    0 |     96 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                   fwft_afifo_wr66_rd132_d512__rd_logic |         23 |         23 |       0 |    0 |     26 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                   fwft_afifo_wr66_rd132_d512__wr_logic |         13 |         13 |       0 |    0 |     29 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                     fwft_afifo_wr66_rd132_d512__memory |         10 |          7 |       0 |    3 |      8 |      2 |      0 |            0 |
|                 rstblk                                           |                                          fwft_afifo_wr66_rd132_d512__reset_blk_ramfifo |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U4                                                           |                                                                   suphawkA_mblaze_intf |        215 |        209 |       0 |    6 |   1828 |      0 |      0 |            2 |
|       (U4)                                                       |                                                                   suphawkA_mblaze_intf |        211 |        205 |       0 |    6 |   1826 |      0 |      0 |            2 |
|       U1                                                         |                                                                        sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3A                                                        |                                                                         gh_binary2gray |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U5                                                           |                                                                     suphawkA_hw_driver |       1480 |       1339 |       0 |  141 |   2893 |      2 |      2 |            0 |
|       (U5)                                                       |                                                                     suphawkA_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                    afpa_int_signal_gen |         96 |         96 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                    afpa_int_signal_gen |         96 |         96 |       0 |    0 |    109 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                        double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                   suphawkA_prog_ctrler |        238 |        238 |       0 |    0 |    299 |      0 |      1 |            0 |
|         U1                                                       |                                                               suphawkA_detector_ctrler |         75 |         75 |       0 |    0 |     64 |      0 |      0 |            0 |
|           (U1)                                                   |                                                               suphawkA_detector_ctrler |         68 |         68 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1B                                                    |                                                  double_sync_vector__parameterized8__1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1C                                                    |                                                                         gh_gray2binary |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3A                                                    |                                                                        sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                  suphawkA_mux_ctrl_reg |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                  suphawkA_mux_ctrl_reg |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                  suphawkA_dig_data_reg |         28 |         28 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                  suphawkA_dig_data_reg |         28 |         28 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                  suphawkA_wdw_data_reg |         52 |         52 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                  suphawkA_wdw_data_reg |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                      LL8_ext_to_spi_tx__parameterized1 |         74 |         74 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U6)                                                   |                                                      LL8_ext_to_spi_tx__parameterized1 |         47 |         47 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                               fwft_sfifo_w3_d16_HD6849 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                       fwft_sfifo_w3_d16__fifo_generator_v13_2_3_HD6850 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                 fwft_sfifo_w3_d16__fifo_generator_v13_2_3_synth_HD6851 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_sfifo_w3_d16__fifo_generator_top_HD6852 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U3                                                         |                                                                       fleG_prog_ctrler |        298 |        298 |       0 |    0 |    336 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                       fleG_prog_ctrler |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                       |                                                                          ad5648_driver |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          ad5648_driver |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                 fleg_prog_ctler_kernel |        165 |        165 |       0 |    0 |    176 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                 fleg_prog_ctler_kernel |        165 |        165 |       0 |    0 |    174 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                      LL8_ext_to_spi_tx__parameterized3 |         69 |         69 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U4)                                                   |                                                      LL8_ext_to_spi_tx__parameterized3 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                               fwft_sfifo_w3_d16_HD6829 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                       fwft_sfifo_w3_d16__fifo_generator_v13_2_3_HD6830 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                 fwft_sfifo_w3_d16__fifo_generator_v13_2_3_synth_HD6831 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_sfifo_w3_d16__fifo_generator_top_HD6832 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                  afpa_hw_driver_ctrler |         67 |         67 |       0 |    0 |    651 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                  afpa_hw_driver_ctrler |         67 |         67 |       0 |    0 |    641 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                        double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                      |                                                                        double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                suphawkA_readout_ctrler |        779 |        638 |       0 |  141 |   1490 |      2 |      0 |            0 |
|         U1                                                       |                                                                   fastrd2_raw_area_gen |        114 |        106 |       0 |    8 |    207 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                   fastrd2_raw_area_gen |        114 |        106 |       0 |    8 |    205 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                  fastrd2_user_area_gen |         84 |         58 |       0 |   26 |    136 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                  fastrd2_user_area_gen |         84 |         58 |       0 |   26 |    134 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                fastrd2_clk_area_gen__1 |        100 |         66 |       0 |   34 |    156 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                fastrd2_clk_area_gen__1 |        100 |         66 |       0 |   34 |    154 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                   fastrd2_clk_area_gen |        100 |         66 |       0 |   34 |    156 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                   fastrd2_clk_area_gen |        100 |         66 |       0 |   34 |    154 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                  fastrd2_area_info_mem |        317 |        278 |       0 |   39 |    761 |      2 |      0 |            0 |
|           (U5)                                                   |                                                                  fastrd2_area_info_mem |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                  fastrd2_area_flow_gen |        175 |        136 |       0 |   39 |    422 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  fastrd2_area_flow_gen |        139 |        100 |       0 |   39 |    276 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             Ug0                                                  |                                                          fastrd2_area_flow_gen_core__1 |         18 |         18 |       0 |    0 |     72 |      0 |      0 |            0 |
|               (Ug0)                                              |                                                          fastrd2_area_flow_gen_core__1 |         18 |         18 |       0 |    0 |     70 |      0 |      0 |            0 |
|               U1                                                 |                                                                        sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             Ug1                                                  |                                                             fastrd2_area_flow_gen_core |         18 |         18 |       0 |    0 |     72 |      0 |      0 |            0 |
|               (Ug1)                                              |                                                             fastrd2_area_flow_gen_core |         18 |         18 |       0 |    0 |     70 |      0 |      0 |            0 |
|               U1                                                 |                                                                        sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fwft_sfifo_w72_d512 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|             U0                                                   |                                            fwft_sfifo_w72_d512__fifo_generator_v13_2_3 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                      fwft_sfifo_w72_d512__fifo_generator_v13_2_3_synth |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                                fwft_sfifo_w72_d512__fifo_generator_top |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U3                                                     |                                                             fwft_sfifo_w72_d512_HD6870 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|             U0                                                   |                                     fwft_sfifo_w72_d512__fifo_generator_v13_2_3_HD6871 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                               fwft_sfifo_w72_d512__fifo_generator_v13_2_3_synth_HD6872 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                         fwft_sfifo_w72_d512__fifo_generator_top_HD6873 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U4                                                     |                                                                        sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                 fastrd2_misc_flags_gen |          3 |          3 |       0 |    0 |     65 |      0 |      0 |            0 |
|           U8                                                     |                                                                 fastrd2_area_mem_ctler |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                 fastrd2_area_mem_ctler |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                                 fastrd2_imm_flags_tool |          6 |          6 |       0 |    0 |    130 |      0 |      0 |            0 |
|             (U9)                                                 |                                                                 fastrd2_imm_flags_tool |          6 |          6 |       0 |    0 |    128 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                suphawkA_readout_kernel |         64 |         64 |       0 |    0 |     74 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                suphawkA_readout_kernel |         64 |         64 |       0 |    0 |     72 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                           |                                                                         fpa_status_gen |        320 |        320 |       0 |    0 |     91 |      0 |      0 |            0 |
|       (U6)                                                       |                                                                         fpa_status_gen |        320 |        320 |       0 |    0 |     87 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                           |                                                                    fpa_watchdog_module |        275 |        275 |       0 |    0 |    526 |      0 |      0 |            0 |
|       (U7)                                                       |                                                                    fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                        edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                        edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                        edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                        edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                        edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                        edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                        double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                        double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                        edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                        edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                   fpa_data_cnt_min_max |         44 |         44 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U1                                                       |                                                                           fpa_data_cnt |          4 |          4 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                           fpa_data_cnt |          4 |          4 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                       fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                           edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                           edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                             trig_delay |        109 |        109 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                             trig_delay |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                      delay_measurement |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                      delay_measurement |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        gh_edge_det__15 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                            gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                           min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                           min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                            trig_period |        105 |        105 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                            trig_period |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        period_duration |          6 |          6 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                        period_duration |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                       min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U9                                                           |                                                                      afpa_data_ctrl_v2 |       1523 |       1512 |       0 |   11 |   2279 |      5 |      7 |            4 |
|       U10                                                        |                                                                     afpa_data_ctrl_map |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U15                                                        |                                                               afpa_readout_flags_delay |         72 |         72 |       0 |    0 |    105 |      0 |      1 |            0 |
|         (U15)                                                    |                                                               afpa_readout_flags_delay |         27 |         27 |       0 |    0 |     50 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    fwft_sfifo_w32_d256 |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U0                                                     |                                            fwft_sfifo_w32_d256__fifo_generator_v13_2_3 |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_sfifo_w32_d256__fifo_generator_v13_2_3_synth |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_sfifo_w32_d256__fifo_generator_top |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_sfifo_w32_d256__fifo_generator_ramfifo |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|       U17                                                        |                                                              afpa_chn_diversity_ctrler |        117 |        117 |       0 |    0 |    159 |      2 |      2 |            0 |
|         (U17)                                                    |                                                              afpa_chn_diversity_ctrler |         38 |         38 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                    fwft_sfifo_w76_d256 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                            fwft_sfifo_w76_d256__fifo_generator_v13_2_3 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_sfifo_w76_d256__fifo_generator_v13_2_3_synth |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_sfifo_w76_d256__fifo_generator_top |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_sfifo_w76_d256__fifo_generator_ramfifo |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                                             fwft_sfifo_w76_d256_HD6898 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                     fwft_sfifo_w76_d256__fifo_generator_v13_2_3_HD6899 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                               fwft_sfifo_w76_d256__fifo_generator_v13_2_3_synth_HD6900 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                         fwft_sfifo_w76_d256__fifo_generator_top_HD6901 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                     fwft_sfifo_w76_d256__fifo_generator_ramfifo_HD6902 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U18                                                        |                                                        afpa_data_dispatcher__xdcDup__1 |        207 |        201 |       0 |    6 |    672 |      2 |      1 |            4 |
|         (U18)                                                    |                                                        afpa_data_dispatcher__xdcDup__1 |        116 |        113 |       0 |    3 |    467 |      0 |      0 |            4 |
|         U0B                                                      |                                                                        sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                        double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                             fwft_afifo_w96_d128_HD6921 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|           U0                                                     |                                     fwft_afifo_w96_d128__fifo_generator_v13_2_3_HD6922 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                               fwft_afifo_w96_d128__fifo_generator_v13_2_3_synth_HD6923 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                         fwft_afifo_w96_d128__fifo_generator_top_HD6924 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|                 grf.rf                                           |                                     fwft_afifo_w96_d128__fifo_generator_ramfifo_HD6925 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|         U2                                                       |                                                              fwft_sfifo_w72_d16_HD6952 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                     |                                      fwft_sfifo_w72_d16__fifo_generator_v13_2_3_HD6953 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_sfifo_w72_d16__fifo_generator_v13_2_3_synth_HD6954 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_sfifo_w72_d16__fifo_generator_top_HD6955 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_sfifo_w72_d16__fifo_generator_ramfifo_HD6956 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U2                                                         |                                                                       afpa_dval_gen_v2 |        509 |        509 |       0 |    0 |    469 |      0 |      1 |            0 |
|         U2                                                       |                                                                          afpa_flow_mux |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          afpa_flow_mux |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                        double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                        double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     afpa_diag_data_gen |        425 |        425 |       0 |    0 |    380 |      0 |      1 |            0 |
|           (U4)                                                   |                                                                     afpa_diag_data_gen |        107 |        107 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                        double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                   fpa_diag_line_gen__5 |         64 |         64 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__5 |         64 |         64 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                   fpa_diag_line_gen__6 |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__6 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                   fpa_diag_line_gen__7 |         59 |         59 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__7 |         59 |         59 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                      fpa_diag_line_gen |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                      fpa_diag_line_gen |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                            Clk_Divider__parameterized8 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                                      fwft_sfifo_w3_d16 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                              fwft_sfifo_w3_d16__fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                        fwft_sfifo_w3_d16__fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                  fwft_sfifo_w3_d16__fifo_generator_top |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                            Clk_Divider__parameterized6 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U20                                                        |                                                                   afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U15                                                      |                                                                    afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U15)                                                  |                                                                    afpa_low_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                      |                                                                   afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U16)                                                  |                                                                   afpa_high_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U1                                                      |                                                       afpa_dval_gen_v2__parameterized1 |        510 |        510 |       0 |    0 |    468 |      0 |      1 |            0 |
|         U2                                                       |                                                                       afpa_flow_mux__1 |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       afpa_flow_mux__1 |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                        double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                        double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                     afpa_diag_data_gen__parameterized1 |        426 |        426 |       0 |    0 |    379 |      0 |      1 |            0 |
|           (U4)                                                   |                                                     afpa_diag_data_gen__parameterized1 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                        double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                   fpa_diag_line_gen__1 |         65 |         65 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__1 |         65 |         65 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                   fpa_diag_line_gen__2 |         63 |         63 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__2 |         63 |         63 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                   fpa_diag_line_gen__3 |         59 |         59 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__3 |         59 |         59 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                   fpa_diag_line_gen__4 |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                   fpa_diag_line_gen__4 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                         Clk_Divider__parameterized8__1 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                               fwft_sfifo_w3_d16_HD6789 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                       fwft_sfifo_w3_d16__fifo_generator_v13_2_3_HD6790 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                 fwft_sfifo_w3_d16__fifo_generator_v13_2_3_synth_HD6791 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_sfifo_w3_d16__fifo_generator_top_HD6792 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                         Clk_Divider__parameterized6__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       g0.U25                                                     |                                                                   afpa_data_dispatcher |         98 |         93 |       0 |    5 |    270 |      1 |      1 |            0 |
|         (g0.U25)                                                 |                                                                   afpa_data_dispatcher |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|         U0B                                                      |                                                                        sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                        double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    fwft_afifo_w96_d128 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U0                                                     |                                            fwft_afifo_w96_d128__fifo_generator_v13_2_3 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_afifo_w96_d128__fifo_generator_v13_2_3_synth |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_afifo_w96_d128__fifo_generator_top |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_afifo_w96_d128__fifo_generator_ramfifo |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|         U2                                                       |                                                                     fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                                             fwft_sfifo_w72_d16__fifo_generator_v13_2_3 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             inst_fifo_gen                                        |                                       fwft_sfifo_w72_d16__fifo_generator_v13_2_3_synth |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_sfifo_w72_d16__fifo_generator_top |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 grf.rf                                           |                                             fwft_sfifo_w72_d16__fifo_generator_ramfifo |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


