<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="ByteData::work"/><component name="Cnt4Ref::work"/><component name="Fifo_rd::work"/><component name="My_adder0::work"/><component name="smart_top::work"/><component name="my_pll::work"/><component name="adcen_dly::work"/><component name="sampleEn_dly::work"/><component name="DRY4Test::work"/><component name="top_sdram::work"/><component name="Uart_ram::work"/><component name="Top_uart::work"/><component name="adcclk_3P9::work"/><device die="M1IS8X8M2" family="ProASIC3" package="fg484"/><SmartGen version="8.0"/></workspace>