[05/03 10:46:01      0s] 
[05/03 10:46:01      0s] Cadence Innovus(TM) Implementation System.
[05/03 10:46:01      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/03 10:46:01      0s] 
[05/03 10:46:01      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[05/03 10:46:01      0s] Options:	-nowin -common_ui -files /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl 
[05/03 10:46:01      0s] Date:		Sun May  3 10:46:01 2020
[05/03 10:46:01      0s] Host:		eda-1.EECS.Berkeley.EDU (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU X5550 @ 2.67GHz 8192KB)
[05/03 10:46:01      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[05/03 10:46:01      0s] 
[05/03 10:46:01      0s] License:
[05/03 10:46:01      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/03 10:46:01      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/03 10:46:08      6s] 
[05/03 10:46:08      6s] ***************************************************************************************
[05/03 10:46:08      6s] ***************************************************************************************
[05/03 10:46:08      6s] 
[05/03 10:46:20     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[05/03 10:46:20     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[05/03 10:46:20     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[05/03 10:46:20     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[05/03 10:46:20     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[05/03 10:46:20     17s] @(#)CDS: CPE v18.10-p005
[05/03 10:46:20     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[05/03 10:46:20     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[05/03 10:46:20     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/03 10:46:20     17s] @(#)CDS: RCDB 11.13
[05/03 10:46:21     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN.

[05/03 10:46:21     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN.
[05/03 10:46:21     17s] 
[05/03 10:46:21     17s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] **INFO:  MMMC transition support version v31-84 
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] #@ Processing -files option
[05/03 10:46:21     18s] @innovus 1> source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/03 10:46:21     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/03 10:46:21     18s] @file(par.tcl) 1: puts "set_db design_process_node 7" 
[05/03 10:46:21     18s] set_db design_process_node 7
[05/03 10:46:21     18s] @file(par.tcl) 2: set_db design_process_node 7
[05/03 10:46:21     18s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/03 10:46:21     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/03 10:46:21     18s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/03 10:46:21     18s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/03 10:46:21     18s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/03 10:46:21     18s] Updating process node dependent CCOpt properties for the 7nm process node.
[05/03 10:46:21     18s] @file(par.tcl) 3: puts "set_multi_cpu_usage -local_cpu 12" 
[05/03 10:46:21     18s] set_multi_cpu_usage -local_cpu 12
[05/03 10:46:21     18s] @file(par.tcl) 4: set_multi_cpu_usage -local_cpu 12
[05/03 10:46:21     18s] @file(par.tcl) 5: puts "set_db timing_analysis_cppr both" 
[05/03 10:46:21     18s] set_db timing_analysis_cppr both
[05/03 10:46:21     18s] @file(par.tcl) 6: set_db timing_analysis_cppr both
[05/03 10:46:21     18s] @file(par.tcl) 7: puts "set_db timing_analysis_type ocv" 
[05/03 10:46:21     18s] set_db timing_analysis_type ocv
[05/03 10:46:21     18s] @file(par.tcl) 8: set_db timing_analysis_type ocv
[05/03 10:46:21     18s] @file(par.tcl) 9: puts "set_library_unit -time 1ps" 
[05/03 10:46:21     18s] set_library_unit -time 1ps
[05/03 10:46:21     18s] @file(par.tcl) 10: set_library_unit -time 1ps
[05/03 10:46:21     18s] @file(par.tcl) 11: puts "read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef }" 
[05/03 10:46:21     18s] read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef }
[05/03 10:46:21     18s] @file(par.tcl) 12: read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef }
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef ...
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef ...
[05/03 10:46:21     18s] Set DBUPerIGU to M1 pitch 576.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/03 10:46:21     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/03 10:46:21     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/03 10:46:21     18s] SIZE height.
[05/03 10:46:21     18s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[05/03 10:46:21     18s] To increase the message display limit, refer to the product command reference manual.
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef ...
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef ...
[05/03 10:46:21     18s] 
[05/03 10:46:21     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef ...
[05/03 10:46:22     18s] 
[05/03 10:46:22     18s] viaInitial starts at Sun May  3 10:46:22 2020
[05/03 10:46:22     18s] viaInitial ends at Sun May  3 10:46:22 2020
[05/03 10:46:22     18s] @file(par.tcl) 13: puts "read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl" 
[05/03 10:46:22     18s] read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/03 10:46:22     18s] @file(par.tcl) 14: read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/03 10:46:22     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/03 10:46:22     18s] @file(mmmc.tcl) 1: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]" 
[05/03 10:46:22     18s] create_constraint_mode -name my_constraint_mode -sdc_files /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc
[05/03 10:46:22     18s] @file(mmmc.tcl) 2: create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]
[05/03 10:46:22     18s] @file(mmmc.tcl) 3: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib]" 
[05/03 10:46:22     18s] create_library_set -name PVT_0P63V_100C.setup_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib
[05/03 10:46:22     18s] @file(mmmc.tcl) 4: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib]
[05/03 10:46:22     18s] @file(mmmc.tcl) 5: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib]" 
[05/03 10:46:22     18s] create_library_set -name PVT_0P77V_0C.hold_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib
[05/03 10:46:22     18s] @file(mmmc.tcl) 6: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib]
[05/03 10:46:22     18s] @file(mmmc.tcl) 7: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
[05/03 10:46:22     18s] create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
[05/03 10:46:22     18s] @file(mmmc.tcl) 8: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/03 10:46:22     18s] @file(mmmc.tcl) 9: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
[05/03 10:46:22     18s] create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
[05/03 10:46:22     18s] @file(mmmc.tcl) 10: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/03 10:46:22     18s] @file(mmmc.tcl) 11: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/03 10:46:22     18s] create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:46:22     18s] @file(mmmc.tcl) 12: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:46:22     18s] @file(mmmc.tcl) 13: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/03 10:46:22     18s] create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:46:22     18s] @file(mmmc.tcl) 14: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:46:22     18s] @file(mmmc.tcl) 15: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
[05/03 10:46:22     18s] create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/03 10:46:22     18s] @file(mmmc.tcl) 16: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/03 10:46:22     18s] @file(mmmc.tcl) 17: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
[05/03 10:46:22     18s] create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/03 10:46:22     18s] @file(mmmc.tcl) 18: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/03 10:46:22     18s] @file(mmmc.tcl) 19: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
[05/03 10:46:22     18s] create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/03 10:46:22     18s] @file(mmmc.tcl) 20: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/03 10:46:22     18s] @file(mmmc.tcl) 21: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
[05/03 10:46:22     18s] create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/03 10:46:22     18s] @file(mmmc.tcl) 22: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/03 10:46:22     18s] @file(mmmc.tcl) 23: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }" 
[05/03 10:46:22     18s] set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/03 10:46:22     18s] @file(mmmc.tcl) 24: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/03 10:46:22     18s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/03 10:46:22     18s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/03 10:46:22     18s] 
[05/03 10:46:22     18s] Threads Configured:12
[05/03 10:46:23     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib.
[05/03 10:46:23     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/03 10:46:23     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/03 10:46:23     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/03 10:46:23     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/03 10:46:23     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 11230)
[05/03 10:46:23     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/03 10:46:23     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 14483)
[05/03 10:46:23     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_SS_170906.
[05/03 10:46:23     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib.
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 11230)
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 14483)
[05/03 10:46:23     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_SS_170906.
[05/03 10:46:23     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib.
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 14483)
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 11230)
[05/03 10:46:23     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906.
[05/03 10:46:23     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib.
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 11230)
[05/03 10:46:23     39s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/03 10:46:23     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 14483)
[05/03 10:46:23     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib.
[05/03 10:46:24     46s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib)
[05/03 10:46:24     46s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib.
[05/03 10:46:24     46s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib.
[05/03 10:46:24     46s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib)
[05/03 10:46:24     46s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib.
[05/03 10:46:24     46s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib)
[05/03 10:46:24     46s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib.
[05/03 10:46:24     46s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib.
[05/03 10:46:24     46s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib)
[05/03 10:46:24     46s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib.
[05/03 10:46:24     46s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib.
[05/03 10:46:24     46s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib)
[05/03 10:46:24     46s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib.
[05/03 10:46:24     46s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib.
[05/03 10:46:24     46s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib.
[05/03 10:46:24     46s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib.
[05/03 10:46:24     46s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib.
[05/03 10:46:24     46s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib.
[05/03 10:46:24     46s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib.
[05/03 10:46:24     46s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_SS_170906.
[05/03 10:46:24     46s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib.
[05/03 10:46:24     46s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_SS_170906.
[05/03 10:46:24     47s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib)
[05/03 10:46:24     47s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/03 10:46:24     47s] 
[05/03 10:46:24     47s] Threads Configured:12
[05/03 10:46:26     66s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib.
[05/03 10:46:26     66s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 11230)
[05/03 10:46:26     66s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 14483)
[05/03 10:46:26     66s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_FF_170906.
[05/03 10:46:26     68s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib.
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 11230)
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 14483)
[05/03 10:46:26     68s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_FF_170906.
[05/03 10:46:26     68s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib.
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 11230)
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 14483)
[05/03 10:46:26     68s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_FF_170906.
[05/03 10:46:26     68s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib.
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 14483)
[05/03 10:46:26     68s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 11230)
[05/03 10:46:26     68s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib.
[05/03 10:46:27     74s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib.
[05/03 10:46:27     74s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib.
[05/03 10:46:27     74s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib.
[05/03 10:46:27     74s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib.
[05/03 10:46:27     74s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib.
[05/03 10:46:27     74s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib.
[05/03 10:46:27     74s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib.
[05/03 10:46:27     74s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib.
[05/03 10:46:27     74s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib.
[05/03 10:46:27     74s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib.
[05/03 10:46:27     74s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib.
[05/03 10:46:27     74s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib.
[05/03 10:46:27     74s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib.
[05/03 10:46:27     74s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib.
[05/03 10:46:27     74s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_FF_170906.
[05/03 10:46:27     74s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib.
[05/03 10:46:27     74s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_FF_170906.
[05/03 10:46:27     76s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib)
[05/03 10:46:28     76s] @file(par.tcl) 15: puts "read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile" 
[05/03 10:46:28     76s] read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/03 10:46:28     76s] @file(par.tcl) 16: read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/03 10:46:28     76s] #% Begin Load netlist data ... (date=05/03 10:46:28, mem=454.5M)
[05/03 10:46:28     76s] *** Begin netlist parsing (mem=738.4M) ***
[05/03 10:46:28     77s] Created 740 new cells from 40 timing libraries.
[05/03 10:46:28     77s] Reading netlist ...
[05/03 10:46:28     77s] Backslashed names will retain backslash and a trailing blank character.
[05/03 10:46:28     77s] Reading verilog netlist '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v'
[05/03 10:46:28     77s] 
[05/03 10:46:28     77s] *** Memory Usage v#1 (Current mem = 738.371M, initial mem = 259.492M) ***
[05/03 10:46:28     77s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=738.4M) ***
[05/03 10:46:28     77s] #% End Load netlist data ... (date=05/03 10:46:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=478.2M, current mem=478.2M)
[05/03 10:46:28     77s] Set top cell to clb_tile.
[05/03 10:46:30     79s] Hooked 1480 DB cells to tlib cells.
[05/03 10:46:30     79s] Starting recursive module instantiation check.
[05/03 10:46:30     79s] No recursion found.
[05/03 10:46:30     79s] Building hierarchical netlist for Cell clb_tile ...
[05/03 10:46:30     79s] *** Netlist is unique.
[05/03 10:46:30     79s] Set DBUPerIGU to techSite coreSite width 864.
[05/03 10:46:30     79s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[05/03 10:46:30     79s] ** info: there are 1692 modules.
[05/03 10:46:30     79s] ** info: there are 6734 stdCell insts.
[05/03 10:46:30     79s] 
[05/03 10:46:30     79s] *** Memory Usage v#1 (Current mem = 800.371M, initial mem = 259.492M) ***
[05/03 10:46:30     79s] @file(par.tcl) 17: puts "init_design" 
[05/03 10:46:30     79s] init_design
[05/03 10:46:30     79s] @file(par.tcl) 18: init_design
[05/03 10:46:30     79s] Set Default Net Delay as 1000 ps.
[05/03 10:46:30     79s] Set Default Net Load as 0.5 pF. 
[05/03 10:46:30     79s] Set Default Input Pin Transition as 0.1 ps.
[05/03 10:46:30     79s] Extraction setup Started 
[05/03 10:46:30     79s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/03 10:46:30     79s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/03 10:46:32     81s] Generating auto layer map file.
[05/03 10:46:32     81s] Importing multi-corner technology file(s) for preRoute extraction...
[05/03 10:46:32     81s] /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:46:34     82s] Generating auto layer map file.
[05/03 10:46:37     85s] Completed (cpu: 0:00:06.1 real: 0:00:07.0)
[05/03 10:46:37     85s] Set Shrink Factor to 1.00000
[05/03 10:46:37     85s] Summary of Active RC-Corners : 
[05/03 10:46:37     85s]  
[05/03 10:46:37     85s]  Analysis View: PVT_0P63V_100C.setup_view
[05/03 10:46:37     85s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/03 10:46:37     85s]     RC-Corner Index       : 0
[05/03 10:46:37     85s]     RC-Corner Temperature : 100 Celsius
[05/03 10:46:37     85s]     RC-Corner Cap Table   : ''
[05/03 10:46:37     85s]     RC-Corner PreRoute Res Factor         : 1
[05/03 10:46:37     85s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 10:46:37     85s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 10:46:37     85s]  
[05/03 10:46:37     85s]  Analysis View: PVT_0P77V_0C.hold_view
[05/03 10:46:37     85s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/03 10:46:37     85s]     RC-Corner Index       : 1
[05/03 10:46:37     85s]     RC-Corner Temperature : 0 Celsius
[05/03 10:46:37     85s]     RC-Corner Cap Table   : ''
[05/03 10:46:37     85s]     RC-Corner PreRoute Res Factor         : 1
[05/03 10:46:37     85s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 10:46:37     85s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 10:46:37     85s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PostRoute Clock Cap Factor  : 1 [05/03 10:46:37     85s] Technology file '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
{1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 10:46:37     85s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 10:46:37     85s] Updating RC grid for preRoute extraction ...
[05/03 10:46:37     85s] Initializing multi-corner resistance tables ...
[05/03 10:46:37     85s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/03 10:46:37     85s] *Info: initialize multi-corner CTS.
[05/03 10:46:37     86s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc' ...
[05/03 10:46:37     86s] Current (total cpu=0:01:26, real=0:00:36.0, peak res=1817.3M, current mem=831.9M)
[05/03 10:46:37     86s] INFO (CTE): Constraints read successfully.
[05/03 10:46:37     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=846.9M, current mem=846.9M)
[05/03 10:46:38     86s] Current (total cpu=0:01:26, real=0:00:37.0, peak res=1817.3M, current mem=846.9M)
[05/03 10:46:38     86s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc' ...
[05/03 10:46:38     86s] Current (total cpu=0:01:26, real=0:00:37.0, peak res=1817.3M, current mem=847.0M)
[05/03 10:46:38     86s] INFO (CTE): Constraints read successfully.
[05/03 10:46:38     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=847.2M, current mem=847.2M)
[05/03 10:46:38     86s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=847.2M)
[05/03 10:46:38     86s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc' ...
[05/03 10:46:38     86s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=847.3M)
[05/03 10:46:38     86s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 9).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 10).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] clb_tile
[05/03 10:46:38     86s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/03 10:46:38     86s] 
[05/03 10:46:38     86s] INFO (CTE): Reading of timing constraints file /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc completed, with 6 WARNING
[05/03 10:46:38     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=848.5M, current mem=848.5M)
[05/03 10:46:38     86s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=848.5M)
[05/03 10:46:38     86s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/03 10:46:38     86s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 10:46:38     86s] Summary for sequential cells identification: 
[05/03 10:46:38     86s]   Identified SBFF number: 68
[05/03 10:46:38     86s]   Identified MBFF number: 0
[05/03 10:46:38     86s]   Identified SB Latch number: 0
[05/03 10:46:38     86s]   Identified MB Latch number: 0
[05/03 10:46:38     86s]   Not identified SBFF number: 0
[05/03 10:46:38     86s]   Not identified MBFF number: 0
[05/03 10:46:38     86s]   Not identified SB Latch number: 0
[05/03 10:46:38     86s]   Not identified MB Latch number: 0
[05/03 10:46:38     86s]   Number of sequential cells which are not FFs: 36
[05/03 10:46:38     86s] Total number of combinational cells: 636
[05/03 10:46:38     86s] Total number of sequential cells: 104
[05/03 10:46:38     86s] Total number of tristate cells: 0
[05/03 10:46:38     86s] Total number of level shifter cells: 0
[05/03 10:46:38     86s] Total number of power gating cells: 0
[05/03 10:46:38     86s] Total number of isolation cells: 0
[05/03 10:46:38     86s] Total number of power switch cells: 0
[05/03 10:46:38     86s] Total number of pulse generator cells: 0
[05/03 10:46:38     86s] Total number of always on buffers: 0
[05/03 10:46:38     86s] Total number of retention cells: 0
[05/03 10:46:38     86s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 10:46:38     86s] Total number of usable buffers: 53
[05/03 10:46:38     86s] List of unusable buffers:
[05/03 10:46:38     86s] Total number of unusable buffers: 0
[05/03 10:46:38     86s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 10:46:38     86s] Total number of usable inverters: 44
[05/03 10:46:38     86s] List of unusable inverters:
[05/03 10:46:38     86s] Total number of unusable inverters: 0
[05/03 10:46:38     86s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 10:46:38     86s] Total number of identified usable delay cells: 11
[05/03 10:46:38     86s] List of identified unusable delay cells:[05/03 10:46:38     86s] Creating Cell Server, finished. 
[05/03 10:46:38     86s] 

[05/03 10:46:38     86s] Total number of identified unusable delay cells: 0
[05/03 10:46:38     86s] Deleting Cell Server ...
[05/03 10:46:38     86s] @file(par.tcl) 19: puts "read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf" 
[05/03 10:46:38     86s] read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/03 10:46:38     86s] @file(par.tcl) 20: read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/03 10:46:38     86s] Loading CPF file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf ...
[05/03 10:46:38     86s] INFO: processed 12 CPF commands in 12 lines from file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf, with 0 errors
[05/03 10:46:38     86s] Checking CPF file ...
[05/03 10:46:38     86s] INFO: The CPF has only one domain defined.
[05/03 10:46:38     86s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/03 10:46:38     86s] @file(par.tcl) 21: puts "commit_power_intent" 
[05/03 10:46:38     86s] commit_power_intent
[05/03 10:46:38     86s] @file(par.tcl) 22: commit_power_intent
[05/03 10:46:38     86s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:38     86s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.01 real=0:00:00.00
[05/03 10:46:38     86s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:38     86s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:38     86s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/03 10:46:38     86s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.07 real=0:00:00.00
[05/03 10:46:38     86s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.06 real=0:00:00.00
[05/03 10:46:38     86s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:38     87s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.13 real=0:00:00.00
[05/03 10:46:38     87s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=885.1M)
[05/03 10:46:38     87s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=893.3M, current mem=893.3M)
[05/03 10:46:38     87s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=893.3M)
[05/03 10:46:38     87s] Current (total cpu=0:01:27, real=0:00:37.0, peak res=1817.3M, current mem=893.3M)
[05/03 10:46:39     87s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=893.6M, current mem=893.6M)
[05/03 10:46:39     87s] Current (total cpu=0:01:27, real=0:00:38.0, peak res=1817.3M, current mem=893.6M)
[05/03 10:46:39     87s] Current (total cpu=0:01:27, real=0:00:38.0, peak res=1817.3M, current mem=893.6M)
[05/03 10:46:39     87s] clb_tile
[05/03 10:46:39     87s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=894.0M, current mem=894.0M)
[05/03 10:46:39     87s] Current (total cpu=0:01:28, real=0:00:38.0, peak res=1817.3M, current mem=894.0M)
[05/03 10:46:39     87s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.45 real=0:00:01.00
[05/03 10:46:39     87s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/03 10:46:39     87s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 10:46:39     87s] Summary for sequential cells identification: 
[05/03 10:46:39     87s]   Identified SBFF number: 68
[05/03 10:46:39     87s]   Identified MBFF number: 0
[05/03 10:46:39     87s]   Identified SB Latch number: 0
[05/03 10:46:39     87s]   Identified MB Latch number: 0
[05/03 10:46:39     87s]   Not identified SBFF number: 0
[05/03 10:46:39     87s]   Not identified MBFF number: 0
[05/03 10:46:39     87s]   Not identified SB Latch number: 0
[05/03 10:46:39     87s]   Not identified MB Latch number: 0
[05/03 10:46:39     87s]   Number of sequential cells which are not FFs: 36
[05/03 10:46:39     87s] Total number of combinational cells: 636
[05/03 10:46:39     87s] Total number of sequential cells: 104
[05/03 10:46:39     87s] Total number of tristate cells: 0
[05/03 10:46:39     87s] Total number of level shifter cells: 0
[05/03 10:46:39     87s] Total number of power gating cells: 0
[05/03 10:46:39     87s] Total number of isolation cells: 0
[05/03 10:46:39     87s] Total number of power switch cells: 0
[05/03 10:46:39     87s] Total number of pulse generator cells: 0
[05/03 10:46:39     87s] Total number of always on buffers: 0
[05/03 10:46:39     87s] Total number of retention cells: 0
[05/03 10:46:39     87s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 10:46:39     87s] Total number of usable buffers: 53
[05/03 10:46:39     87s] List of unusable buffers:
[05/03 10:46:39     87s] Total number of unusable buffers: 0
[05/03 10:46:39     87s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 10:46:39     87s] Total number of usable inverters: 44
[05/03 10:46:39     87s] List of unusable inverters:
[05/03 10:46:39     87s] Total number of unusable inverters: 0
[05/03 10:46:39     87s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 10:46:39     87s] Total number of identified usable delay cells: 11
[05/03 10:46:39     87s] List of identified unusable delay cells:[05/03 10:46:39     87s] Creating Cell Server, finished. 
[05/03 10:46:39     87s] 

[05/03 10:46:39     87s] Total number of identified unusable delay cells: 0
[05/03 10:46:39     87s] Deleting Cell Server ...
[05/03 10:46:39     87s] -noImplicitRules false                     # bool, default=false, private
[05/03 10:46:39     87s] No isolation cell in libraries.
[05/03 10:46:39     87s] No level shifter cell in libraries.
[05/03 10:46:39     87s] @file(par.tcl) 23: puts "set_db design_flow_effort standard" 
[05/03 10:46:39     87s] set_db design_flow_effort standard
[05/03 10:46:39     87s] @file(par.tcl) 24: set_db design_flow_effort standard
[05/03 10:46:39     87s] 
[05/03 10:46:39     87s] @file(par.tcl) 26: puts "set_dont_use \[get_db lib_cells */AO*\]"
[05/03 10:46:39     87s] set_dont_use [get_db lib_cells */AO*]
[05/03 10:46:39     87s] @file(par.tcl) 27: if { [get_db lib_cells */AO*] ne "" } {
[05/03 10:46:39     87s]     set_dont_use [get_db lib_cells */AO*]
[05/03 10:46:39     87s] } else {
[05/03 10:46:39     87s]     puts "WARNING: cell */AO* was not found for set_dont_use"
[05/03 10:46:39     87s] }
[05/03 10:46:39     87s] @file(par.tcl) 34: puts "set_dont_use \[get_db lib_cells */OA*\]"
[05/03 10:46:39     87s] set_dont_use [get_db lib_cells */OA*]
[05/03 10:46:39     87s] @file(par.tcl) 35: if { [get_db lib_cells */OA*] ne "" } {
[05/03 10:46:39     87s]     set_dont_use [get_db lib_cells */OA*]
[05/03 10:46:39     87s] } else {
[05/03 10:46:39     87s]     puts "WARNING: cell */OA* was not found for set_dont_use"
[05/03 10:46:39     87s] }
[05/03 10:46:39     87s] @file(par.tcl) 42: puts "set_dont_use \[get_db lib_cells */A2O1*\]"
[05/03 10:46:39     87s] set_dont_use [get_db lib_cells */A2O1*]
[05/03 10:46:39     87s] @file(par.tcl) 43: if { [get_db lib_cells */A2O1*] ne "" } {
[05/03 10:46:39     87s]     set_dont_use [get_db lib_cells */A2O1*]
[05/03 10:46:39     87s] } else {
[05/03 10:46:39     87s]     puts "WARNING: cell */A2O1* was not found for set_dont_use"
[05/03 10:46:39     87s] }
[05/03 10:46:39     87s] @file(par.tcl) 50: set_db route_design_bottom_routing_layer 2
[05/03 10:46:39     87s] @file(par.tcl) 51: set_db route_design_top_routing_layer 7
[05/03 10:46:39     87s] @file(par.tcl) 53: puts "write_db pre_floorplan_design" 
[05/03 10:46:39     87s] write_db pre_floorplan_design
[05/03 10:46:39     87s] @file(par.tcl) 54: write_db pre_floorplan_design
[05/03 10:46:39     87s] #% Begin write_db save design ... (date=05/03 10:46:39, mem=895.0M)
[05/03 10:46:39     87s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:39     87s] % Begin Save ccopt configuration ... (date=05/03 10:46:39, mem=895.3M)
[05/03 10:46:39     87s] % End Save ccopt configuration ... (date=05/03 10:46:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.3M, current mem=896.3M)
[05/03 10:46:39     87s] % Begin Save netlist data ... (date=05/03 10:46:39, mem=896.3M)
[05/03 10:46:39     87s] Writing Binary DB to pre_floorplan_design/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:39     88s] % End Save netlist data ... (date=05/03 10:46:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=897.4M, current mem=897.4M)
[05/03 10:46:39     88s] Saving symbol-table file in separate thread ...
[05/03 10:46:39     88s] Saving congestion map file in separate thread ...
[05/03 10:46:39     88s] Saving congestion map file pre_floorplan_design/clb_tile.route.congmap.gz ...
[05/03 10:46:39     88s] % Begin Save AAE data ... (date=05/03 10:46:39, mem=898.2M)
[05/03 10:46:39     88s] Saving AAE Data ...
[05/03 10:46:39     88s] % End Save AAE data ... (date=05/03 10:46:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.2M, current mem=898.2M)
[05/03 10:46:39     88s] 2020/05/03 10:46:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:39     88s] 2020/05/03 10:46:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:39     88s] 2020/05/03 10:46:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:39     88s] 2020/05/03 10:46:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:39     88s] % Begin Save clock tree data ... (date=05/03 10:46:39, mem=898.3M)
[05/03 10:46:39     88s] % End Save clock tree data ... (date=05/03 10:46:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.4M, current mem=898.4M)
[05/03 10:46:39     88s] Saving preference file pre_floorplan_design/gui.pref.tcl ...
[05/03 10:46:39     88s] Saving mode setting ...
[05/03 10:46:39     88s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:39     88s] Saving global file ...
[05/03 10:46:40     88s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:40     88s] 2020/05/03 10:46:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:40     88s] 2020/05/03 10:46:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:40     88s] Saving Drc markers ...
[05/03 10:46:40     88s] ... No Drc file written since there is no markers found.
[05/03 10:46:40     88s] % Begin Save routing data ... (date=05/03 10:46:40, mem=899.6M)
[05/03 10:46:40     88s] Saving route file ...
[05/03 10:46:40     88s] 2020/05/03 10:46:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:40     88s] 2020/05/03 10:46:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:40     88s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1060.8M) ***
[05/03 10:46:40     88s] % End Save routing data ... (date=05/03 10:46:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.7M, current mem=900.7M)
[05/03 10:46:40     88s] Saving floorplan file in separate thread ...
[05/03 10:46:40     88s] Saving PG Conn file in separate thread ...
[05/03 10:46:40     88s] Saving placement file in separate thread ...
[05/03 10:46:40     88s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:40     88s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1068.8M) ***
[05/03 10:46:40     88s] 2020/05/03 10:46:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:40     88s] 2020/05/03 10:46:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:40     88s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:40     88s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:40     88s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:40     88s] Saving property file pre_floorplan_design/clb_tile.prop
[05/03 10:46:40     88s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1068.8M) ***
[05/03 10:46:40     88s] % Begin Save power constraints data ... (date=05/03 10:46:40, mem=903.2M)
[05/03 10:46:40     88s] % End Save power constraints data ... (date=05/03 10:46:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.3M, current mem=903.3M)
[05/03 10:46:40     88s] Saving preRoute extracted patterns in file 'pre_floorplan_design/clb_tile.techData.gz' ...
[05/03 10:46:40     88s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:40     88s] Saving CPF database ...
[05/03 10:46:40     88s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:46:42     89s] Generated self-contained design pre_floorplan_design
[05/03 10:46:42     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:42     89s] #% End write_db save design ... (date=05/03 10:46:42, total cpu=0:00:01.4, real=0:00:03.0, peak res=905.0M, current mem=905.0M)
[05/03 10:46:42     89s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:42     89s] 
[05/03 10:46:42     89s] @file(par.tcl) 55: puts "ln -sfn pre_floorplan_design latest" 
[05/03 10:46:42     89s] ln -sfn pre_floorplan_design latest
[05/03 10:46:42     89s] @file(par.tcl) 56: ln -sfn pre_floorplan_design latest
[05/03 10:46:42     89s] @file(par.tcl) 57: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl" 
[05/03 10:46:42     89s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/03 10:46:42     89s] @file(par.tcl) 58: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/03 10:46:42     89s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/03 10:46:42     89s] @file(floorplan.tcl) 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site coreSite -die_size { 200 150 0 0 0 0 }
[05/03 10:46:42     89s] Adjusting die size togrid(PlacementGrid): width :200.016 height : 150.048
[05/03 10:46:42     89s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/03 10:46:42     89s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/03 10:46:42     89s] @file(par.tcl) 59: puts "write_db pre_place_bumps" 
[05/03 10:46:42     89s] write_db pre_place_bumps
[05/03 10:46:42     89s] @file(par.tcl) 60: write_db pre_place_bumps
[05/03 10:46:42     89s] #% Begin write_db save design ... (date=05/03 10:46:42, mem=905.2M)
[05/03 10:46:42     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:42     89s] % Begin Save ccopt configuration ... (date=05/03 10:46:42, mem=905.2M)
[05/03 10:46:42     89s] % End Save ccopt configuration ... (date=05/03 10:46:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=905.2M, current mem=905.2M)
[05/03 10:46:42     89s] % Begin Save netlist data ... (date=05/03 10:46:42, mem=905.2M)
[05/03 10:46:42     89s] Writing Binary DB to pre_place_bumps/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:42     89s] % End Save netlist data ... (date=05/03 10:46:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=906.4M, current mem=906.4M)
[05/03 10:46:42     89s] Saving symbol-table file in separate thread ...
[05/03 10:46:42     89s] Saving congestion map file in separate thread ...
[05/03 10:46:42     89s] Saving congestion map file pre_place_bumps/clb_tile.route.congmap.gz ...
[05/03 10:46:42     89s] % Begin Save AAE data ... (date=05/03 10:46:42, mem=906.5M)
[05/03 10:46:42     89s] Saving AAE Data ...
[05/03 10:46:42     89s] % End Save AAE data ... (date=05/03 10:46:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.5M, current mem=906.5M)
[05/03 10:46:42     89s] 2020/05/03 10:46:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:42     89s] 2020/05/03 10:46:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:42     89s] 2020/05/03 10:46:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:42     89s] 2020/05/03 10:46:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:42     89s] % Begin Save clock tree data ... (date=05/03 10:46:42, mem=906.5M)
[05/03 10:46:42     89s] % End Save clock tree data ... (date=05/03 10:46:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.5M, current mem=906.5M)
[05/03 10:46:42     89s] Saving preference file pre_place_bumps/gui.pref.tcl ...
[05/03 10:46:42     89s] Saving mode setting ...
[05/03 10:46:42     89s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:42     89s] Saving global file ...
[05/03 10:46:42     89s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:42     89s] 2020/05/03 10:46:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:42     89s] 2020/05/03 10:46:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:42     89s] Saving Drc markers ...
[05/03 10:46:42     89s] ... No Drc file written since there is no markers found.
[05/03 10:46:42     90s] % Begin Save routing data ... (date=05/03 10:46:42, mem=906.7M)
[05/03 10:46:42     90s] Saving route file ...
[05/03 10:46:43     90s] 2020/05/03 10:46:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:43     90s] 2020/05/03 10:46:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:43     90s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1106.0M) ***
[05/03 10:46:43     90s] % End Save routing data ... (date=05/03 10:46:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=907.7M, current mem=907.7M)
[05/03 10:46:43     90s] Saving floorplan file in separate thread ...
[05/03 10:46:43     90s] Saving PG Conn file in separate thread ...
[05/03 10:46:43     90s] Saving placement file in separate thread ...
[05/03 10:46:43     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:43     90s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[05/03 10:46:43     90s] 2020/05/03 10:46:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:43     90s] 2020/05/03 10:46:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:43     90s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:43     90s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:43     90s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:43     90s] Saving property file pre_place_bumps/clb_tile.prop
[05/03 10:46:43     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[05/03 10:46:43     90s] % Begin Save power constraints data ... (date=05/03 10:46:43, mem=908.9M)
[05/03 10:46:43     90s] % End Save power constraints data ... (date=05/03 10:46:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=908.9M, current mem=908.9M)
[05/03 10:46:43     90s] Saving preRoute extracted patterns in file 'pre_place_bumps/clb_tile.techData.gz' ...
[05/03 10:46:43     90s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:43     90s] Saving CPF database ...
[05/03 10:46:43     90s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:46:44     90s] Generated self-contained design pre_place_bumps
[05/03 10:46:44     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:44     90s] #% End write_db save design ... (date=05/03 10:46:44, total cpu=0:00:01.3, real=0:00:02.0, peak res=908.9M, current mem=907.9M)
[05/03 10:46:44     90s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:44     90s] 
[05/03 10:46:44     90s] @file(par.tcl) 61: puts "ln -sfn pre_place_bumps latest" 
[05/03 10:46:44     90s] ln -sfn pre_place_bumps latest
[05/03 10:46:44     90s] @file(par.tcl) 62: ln -sfn pre_place_bumps latest
[05/03 10:46:44     90s] @file(par.tcl) 63: puts "write_db pre_place_tap_cells" 
[05/03 10:46:44     90s] write_db pre_place_tap_cells
[05/03 10:46:44     90s] @file(par.tcl) 64: write_db pre_place_tap_cells
[05/03 10:46:44     90s] #% Begin write_db save design ... (date=05/03 10:46:44, mem=907.9M)
[05/03 10:46:44     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:44     90s] % Begin Save ccopt configuration ... (date=05/03 10:46:44, mem=907.9M)
[05/03 10:46:44     90s] % End Save ccopt configuration ... (date=05/03 10:46:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=907.9M, current mem=907.9M)
[05/03 10:46:44     90s] % Begin Save netlist data ... (date=05/03 10:46:44, mem=907.9M)
[05/03 10:46:44     90s] Writing Binary DB to pre_place_tap_cells/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:45     90s] % End Save netlist data ... (date=05/03 10:46:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=909.3M, current mem=909.3M)
[05/03 10:46:45     90s] Saving symbol-table file in separate thread ...
[05/03 10:46:45     90s] Saving congestion map file in separate thread ...
[05/03 10:46:45     90s] Saving congestion map file pre_place_tap_cells/clb_tile.route.congmap.gz ...
[05/03 10:46:45     90s] % Begin Save AAE data ... (date=05/03 10:46:45, mem=909.3M)
[05/03 10:46:45     90s] Saving AAE Data ...
[05/03 10:46:45     90s] % End Save AAE data ... (date=05/03 10:46:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.3M, current mem=909.3M)
[05/03 10:46:45     90s] 2020/05/03 10:46:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:45     90s] 2020/05/03 10:46:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:45     90s] 2020/05/03 10:46:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:45     90s] 2020/05/03 10:46:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:45     91s] % Begin Save clock tree data ... (date=05/03 10:46:45, mem=909.3M)
[05/03 10:46:45     91s] % End Save clock tree data ... (date=05/03 10:46:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.3M, current mem=909.3M)
[05/03 10:46:45     91s] Saving preference file pre_place_tap_cells/gui.pref.tcl ...
[05/03 10:46:45     91s] Saving mode setting ...
[05/03 10:46:45     91s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:45     91s] Saving global file ...
[05/03 10:46:45     91s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:45     91s] 2020/05/03 10:46:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:45     91s] 2020/05/03 10:46:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:45     91s] Saving Drc markers ...
[05/03 10:46:45     91s] ... No Drc file written since there is no markers found.
[05/03 10:46:45     91s] % Begin Save routing data ... (date=05/03 10:46:45, mem=909.3M)
[05/03 10:46:45     91s] Saving route file ...
[05/03 10:46:45     91s] 2020/05/03 10:46:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:45     91s] 2020/05/03 10:46:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:45     91s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1132.2M) ***
[05/03 10:46:45     91s] % End Save routing data ... (date=05/03 10:46:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.3M, current mem=910.3M)
[05/03 10:46:45     91s] Saving floorplan file in separate thread ...
[05/03 10:46:45     91s] Saving PG Conn file in separate thread ...
[05/03 10:46:45     91s] Saving placement file in separate thread ...
[05/03 10:46:45     91s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:45     91s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1140.2M) ***
[05/03 10:46:45     91s] 2020/05/03 10:46:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:45     91s] 2020/05/03 10:46:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:45     91s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:45     91s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:45     91s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:45     91s] Saving property file pre_place_tap_cells/clb_tile.prop
[05/03 10:46:45     91s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1140.2M) ***
[05/03 10:46:45     91s] % Begin Save power constraints data ... (date=05/03 10:46:45, mem=911.0M)
[05/03 10:46:45     91s] % End Save power constraints data ... (date=05/03 10:46:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.0M, current mem=911.0M)
[05/03 10:46:45     91s] Saving preRoute extracted patterns in file 'pre_place_tap_cells/clb_tile.techData.gz' ...
[05/03 10:46:45     91s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:45     91s] Saving CPF database ...
[05/03 10:46:45     91s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:46:47     92s] Generated self-contained design pre_place_tap_cells
[05/03 10:46:47     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:47     92s] #% End write_db save design ... (date=05/03 10:46:47, total cpu=0:00:01.3, real=0:00:03.0, peak res=911.0M, current mem=909.7M)
[05/03 10:46:47     92s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:47     92s] 
[05/03 10:46:47     92s] @file(par.tcl) 65: puts "ln -sfn pre_place_tap_cells latest" 
[05/03 10:46:47     92s] ln -sfn pre_place_tap_cells latest
[05/03 10:46:47     92s] @file(par.tcl) 66: ln -sfn pre_place_tap_cells latest
[05/03 10:46:47     92s] @file(par.tcl) 67: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/03 10:46:47     92s] @file(par.tcl) 68: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/03 10:46:47     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1097.1M
[05/03 10:46:47     92s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:46:47     92s] OPERPROF:   Starting FgcInit at level 2, MEM:1097.1M
[05/03 10:46:47     92s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 10:46:47     92s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 10:46:47     92s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/03 10:46:47     92s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SRAM does not have physical port.
[05/03 10:46:47     92s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SL does not have physical port.
[05/03 10:46:47     92s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_L does not have physical port.
[05/03 10:46:47     92s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have physical port.
[05/03 10:46:47     92s] OPERPROF:   Finished FgcInit at level 2, CPU:0.310, REAL:0.249, MEM:1099.1M
[05/03 10:46:47     92s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1100.1M
[05/03 10:46:47     92s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1100.1M
[05/03 10:46:47     92s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1100.1M
[05/03 10:46:47     92s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1100.1M
[05/03 10:46:47     92s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1100.1M
[05/03 10:46:47     92s] Core basic site is coreSite
[05/03 10:46:47     92s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[05/03 10:46:47     92s] Type 'man IMPSP-362' for more detail.
[05/03 10:46:47     92s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1101.1M
[05/03 10:46:47     92s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:46:47     92s] SiteArray: use 511,152 bytes
[05/03 10:46:47     92s] SiteArray: current memory after site array memory allocatiion 1102.1M
[05/03 10:46:47     92s] SiteArray: FP blocked sites are writable
[05/03 10:46:47     92s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1102.1M
[05/03 10:46:47     92s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1102.1M
[05/03 10:46:47     92s] Estimated cell power/ground rail width = 0.135 um
[05/03 10:46:47     92s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:46:47     92s] Mark StBox On SiteArr starts
[05/03 10:46:47     92s] Mark StBox On SiteArr ends
[05/03 10:46:47     92s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.034, MEM:1102.1M
[05/03 10:46:47     92s] spiAuditVddOnBottomForRows for llg="default" starts
[05/03 10:46:47     92s] spiAuditVddOnBottomForRows ends
[05/03 10:46:47     92s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.010, REAL:0.041, MEM:1110.1M
[05/03 10:46:47     92s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.100, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.090, REAL:0.123, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.123, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1120.1MB).
[05/03 10:46:47     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.430, REAL:0.396, MEM:1120.1M
[05/03 10:46:47     92s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/03 10:46:47     92s] Type 'man IMPSP-5134' for more detail.
[05/03 10:46:47     92s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/03 10:46:47     92s] Type 'man IMPSP-5134' for more detail.
[05/03 10:46:47     92s] For 690 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 10:46:47     92s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1120.1M
[05/03 10:46:47     92s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1120.1M
[05/03 10:46:47     92s] Inserted 690 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/03 10:46:47     92s] @file(par.tcl) 69: puts "write_db pre_power_straps" 
[05/03 10:46:47     92s] write_db pre_power_straps
[05/03 10:46:47     92s] @file(par.tcl) 70: write_db pre_power_straps
[05/03 10:46:47     92s] #% Begin write_db save design ... (date=05/03 10:46:47, mem=950.5M)
[05/03 10:46:47     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:47     92s] % Begin Save ccopt configuration ... (date=05/03 10:46:47, mem=950.5M)
[05/03 10:46:47     92s] % End Save ccopt configuration ... (date=05/03 10:46:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.6M, current mem=950.6M)
[05/03 10:46:47     92s] % Begin Save netlist data ... (date=05/03 10:46:47, mem=950.6M)
[05/03 10:46:47     92s] Writing Binary DB to pre_power_straps/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:48     92s] % End Save netlist data ... (date=05/03 10:46:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=950.6M, current mem=950.1M)
[05/03 10:46:48     92s] Saving symbol-table file in separate thread ...
[05/03 10:46:48     92s] Saving congestion map file in separate thread ...
[05/03 10:46:48     92s] Saving congestion map file pre_power_straps/clb_tile.route.congmap.gz ...
[05/03 10:46:48     92s] % Begin Save AAE data ... (date=05/03 10:46:48, mem=950.5M)
[05/03 10:46:48     92s] Saving AAE Data ...
[05/03 10:46:48     92s] % End Save AAE data ... (date=05/03 10:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[05/03 10:46:48     92s] 2020/05/03 10:46:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:48     92s] 2020/05/03 10:46:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:48     92s] 2020/05/03 10:46:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:48     92s] 2020/05/03 10:46:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:48     92s] % Begin Save clock tree data ... (date=05/03 10:46:48, mem=950.5M)
[05/03 10:46:48     92s] % End Save clock tree data ... (date=05/03 10:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[05/03 10:46:48     92s] Saving preference file pre_power_straps/gui.pref.tcl ...
[05/03 10:46:48     92s] Saving mode setting ...
[05/03 10:46:48     92s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:48     93s] Saving global file ...
[05/03 10:46:48     93s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:48     93s] 2020/05/03 10:46:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:48     93s] 2020/05/03 10:46:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:48     93s] Saving Drc markers ...
[05/03 10:46:48     93s] ... No Drc file written since there is no markers found.
[05/03 10:46:48     93s] % Begin Save routing data ... (date=05/03 10:46:48, mem=950.5M)
[05/03 10:46:48     93s] Saving route file ...
[05/03 10:46:48     93s] 2020/05/03 10:46:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:48     93s] 2020/05/03 10:46:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:48     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1176.2M) ***
[05/03 10:46:48     93s] % End Save routing data ... (date=05/03 10:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.5M, current mem=951.5M)
[05/03 10:46:48     93s] Saving floorplan file in separate thread ...
[05/03 10:46:48     93s] Saving PG Conn file in separate thread ...
[05/03 10:46:48     93s] Saving placement file in separate thread ...
[05/03 10:46:48     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:48     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1184.2M) ***
[05/03 10:46:48     93s] 2020/05/03 10:46:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:48     93s] 2020/05/03 10:46:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:48     93s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:48     93s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:48     93s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:48     93s] Saving property file pre_power_straps/clb_tile.prop
[05/03 10:46:48     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1184.2M) ***
[05/03 10:46:48     93s] % Begin Save power constraints data ... (date=05/03 10:46:48, mem=952.1M)
[05/03 10:46:49     93s] % End Save power constraints data ... (date=05/03 10:46:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=952.1M, current mem=952.1M)
[05/03 10:46:49     93s] Saving preRoute extracted patterns in file 'pre_power_straps/clb_tile.techData.gz' ...
[05/03 10:46:49     93s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:49     93s] Saving CPF database ...
[05/03 10:46:49     93s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[05/03 10:46:50     93s] Generated self-contained design pre_power_straps
[05/03 10:46:50     93s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:50     93s] #% End write_db save design ... (date=05/03 10:46:50, total cpu=0:00:01.4, real=0:00:03.0, peak res=952.1M, current mem=948.7M)
[05/03 10:46:50     94s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:50     94s] 
[05/03 10:46:50     94s] @file(par.tcl) 71: puts "ln -sfn pre_power_straps latest" 
[05/03 10:46:50     94s] ln -sfn pre_power_straps latest
[05/03 10:46:50     94s] @file(par.tcl) 72: ln -sfn pre_power_straps latest
[05/03 10:46:50     94s] @file(par.tcl) 73: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl" 
[05/03 10:46:50     94s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/03 10:46:50     94s] @file(par.tcl) 74: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/03 10:46:50     94s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/03 10:46:50     94s] @file(power_straps.tcl) 3: reset_db -category add_stripes
[05/03 10:46:50     94s] @file(power_straps.tcl) 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/03 10:46:50     94s] @file(power_straps.tcl) 5: set_db add_stripes_stacked_via_top_layer M1
[05/03 10:46:50     94s] @file(power_straps.tcl) 6: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:50     94s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:50     94s] @file(power_straps.tcl) 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/03 10:46:50     94s] #% Begin add_stripes (date=05/03 10:46:50, mem=948.7M)
[05/03 10:46:50     94s] set_db generate_special_vai_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:50     94s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:50     94s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 10:46:50     94s] set_db generate_special_via_use_cce 1 is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 10:46:50     94s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 10:46:50     94s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 10:46:50     94s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] set_db add_stripes_preventive_color_opt false is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] set_db add_stripes_area_based_stripe true is set by default for this design of 12nm node or under. 
[05/03 10:46:50     94s] 
[05/03 10:46:50     94s] initialize fgc environment ... done
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.368 -0.036) (10.800 1.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264 -0.036) (60.696 1.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160 -0.036) (110.592 1.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056 -0.036) (160.488 1.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (199.584 -0.036) (200.016 1.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (10.368 1.044) (10.800 2.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (60.264 1.044) (60.696 2.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (110.160 1.044) (110.592 2.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (160.056 1.044) (160.488 2.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (199.584 1.044) (200.016 2.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (10.368 2.124) (10.800 3.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (60.264 2.124) (60.696 3.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (110.160 2.124) (110.592 3.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (160.056 2.124) (160.488 3.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (199.584 2.124) (200.016 3.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (10.368 3.204) (10.800 4.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (60.264 3.204) (60.696 4.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (110.160 3.204) (110.592 4.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (160.056 3.204) (160.488 4.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (199.584 3.204) (200.016 4.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/03 10:46:50     94s] To increase the message display limit, refer to the product command reference manual.
[05/03 10:46:50     94s] Starting stripe generation ...
[05/03 10:46:50     94s] Non-Default Mode Option Settings :
[05/03 10:46:50     94s]   -spacing_from_block  2.00 
[05/03 10:46:50     94s]   -use_exact_spacing  1
[05/03 10:46:50     94s]   -preventive_color_opt false
[05/03 10:46:50     94s]   -use_fgc true
[05/03 10:46:50     94s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 10:46:50     94s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 10:46:50     94s] Stripe generation is complete.
[05/03 10:46:50     94s] add_stripes created 139 wires.
[05/03 10:46:50     94s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/03 10:46:50     94s] +--------+----------------+----------------+
[05/03 10:46:50     94s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:50     94s] +--------+----------------+----------------+
[05/03 10:46:50     94s] |   M1   |       139      |       NA       |
[05/03 10:46:50     94s] +--------+----------------+----------------+
[05/03 10:46:50     94s] #% End add_stripes (date=05/03 10:46:50, total cpu=0:00:00.2, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
[05/03 10:46:50     94s] @file(power_straps.tcl) 11: reset_db -category add_stripes
[05/03 10:46:50     94s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer M3
[05/03 10:46:50     94s] @file(power_straps.tcl) 13: set_db add_stripes_stacked_via_bottom_layer M1
[05/03 10:46:50     94s] @file(power_straps.tcl) 14: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:50     94s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:50     94s] @file(power_straps.tcl) 15: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:50     94s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:50     94s] @file(power_straps.tcl) 16: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 43.200 -spacing 0.216 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/03 10:46:50     94s] #% Begin add_stripes (date=05/03 10:46:50, mem=951.9M)
[05/03 10:46:50     94s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:50     94s] 
[05/03 10:46:50     94s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 10:46:50     94s] initialize fgc environment ... done
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_630' was increased to (199.584 134.964) (200.016 136.116) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_625' was increased to (199.584 133.884) (200.016 135.036) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_620' was increased to (199.584 132.804) (200.016 133.956) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_615' was increased to (199.584 131.724) (200.016 132.876) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_610' was increased to (199.584 130.644) (200.016 131.796) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_605' was increased to (199.584 129.564) (200.016 130.716) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_600' was increased to (199.584 128.484) (200.016 129.636) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_595' was increased to (199.584 127.404) (200.016 128.556) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_590' was increased to (199.584 126.324) (200.016 127.476) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_585' was increased to (199.584 125.244) (200.016 126.396) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_635' was increased to (199.584 136.044) (200.016 137.196) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_640' was increased to (199.584 137.124) (200.016 138.276) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_645' was increased to (199.584 138.204) (200.016 139.356) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_650' was increased to (199.584 139.284) (200.016 140.436) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_655' was increased to (199.584 140.364) (200.016 141.516) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_660' was increased to (199.584 141.444) (200.016 142.596) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_665' was increased to (199.584 142.524) (200.016 143.676) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_670' was increased to (199.584 143.604) (200.016 144.756) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_675' was increased to (199.584 144.684) (200.016 145.836) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_680' was increased to (199.584 145.764) (200.016 146.916) because pins or obstructions were outside the original block boundary.
[05/03 10:46:50     94s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/03 10:46:50     94s] To increase the message display limit, refer to the product command reference manual.
[05/03 10:46:50     94s] Starting stripe generation ...
[05/03 10:46:50     94s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:50     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:50     94s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:50     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:50     94s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:50     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:50     94s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:50     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:50     94s] Non-Default Mode Option Settings :
[05/03 10:46:50     94s]   -spacing_from_block  2.00 
[05/03 10:46:50     94s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:50     94s]   -trim_antenna_max_distance  0.00
[05/03 10:46:50     94s]   -use_exact_spacing  1
[05/03 10:46:50     94s]   -preventive_color_opt false
[05/03 10:46:50     94s]   -use_fgc true
[05/03 10:46:50     94s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:50     94s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:51     94s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:51     94s]   Generate VSS stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   Generate VDD stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s] Stripe generation is complete.
[05/03 10:46:51     94s] add_stripes created 10 wires.
[05/03 10:46:51     94s] ViaGen created 1390 vias, deleted 0 via to avoid violation.
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |   V1   |       695      |        0       |
[05/03 10:46:51     94s] |   V2   |       695      |        0       |
[05/03 10:46:51     94s] |   M3   |       10       |       NA       |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] #% End add_stripes (date=05/03 10:46:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=953.2M, current mem=953.2M)
[05/03 10:46:51     94s] @file(power_straps.tcl) 20: reset_db -category add_stripes
[05/03 10:46:51     94s] @file(power_straps.tcl) 21: set_db add_stripes_stacked_via_top_layer M4
[05/03 10:46:51     94s] @file(power_straps.tcl) 22: set_db add_stripes_stacked_via_bottom_layer M3
[05/03 10:46:51     94s] @file(power_straps.tcl) 23: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:51     94s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:51     94s] @file(power_straps.tcl) 24: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:51     94s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:51     94s] @file(power_straps.tcl) 25: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.268]
[05/03 10:46:51     94s] #% Begin add_stripes (date=05/03 10:46:51, mem=953.2M)
[05/03 10:46:51     94s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:51     94s] 
[05/03 10:46:51     94s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 10:46:51     94s] initialize fgc environment ... done
[05/03 10:46:51     94s] Starting stripe generation ...
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] Non-Default Mode Option Settings :
[05/03 10:46:51     94s]   -spacing_from_block  2.00 
[05/03 10:46:51     94s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:51     94s]   -trim_antenna_max_distance  0.00
[05/03 10:46:51     94s]   -use_exact_spacing  1
[05/03 10:46:51     94s]   -preventive_color_opt false
[05/03 10:46:51     94s]   -use_fgc true
[05/03 10:46:51     94s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:51     94s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:51     94s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:51     94s]   Generate VSS stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   Generate VDD stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s] Stripe generation is complete.
[05/03 10:46:51     94s] add_stripes created 6 wires.
[05/03 10:46:51     94s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |   V3   |       30       |        0       |
[05/03 10:46:51     94s] |   M4   |        6       |       NA       |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] #% End add_stripes (date=05/03 10:46:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=953.2M, current mem=953.2M)
[05/03 10:46:51     94s] @file(power_straps.tcl) 29: reset_db -category add_stripes
[05/03 10:46:51     94s] @file(power_straps.tcl) 30: set_db add_stripes_stacked_via_top_layer M5
[05/03 10:46:51     94s] @file(power_straps.tcl) 31: set_db add_stripes_stacked_via_bottom_layer M4
[05/03 10:46:51     94s] @file(power_straps.tcl) 32: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:51     94s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:51     94s] @file(power_straps.tcl) 33: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:51     94s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:51     94s] @file(power_straps.tcl) 34: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.256]
[05/03 10:46:51     94s] #% Begin add_stripes (date=05/03 10:46:51, mem=953.2M)
[05/03 10:46:51     94s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:51     94s] 
[05/03 10:46:51     94s] **WARN: (IMPPP-2030):	Layer M5 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 10:46:51     94s] initialize fgc environment ... done
[05/03 10:46:51     94s] Starting stripe generation ...
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     94s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     94s] Non-Default Mode Option Settings :
[05/03 10:46:51     94s]   -spacing_from_block  2.00 
[05/03 10:46:51     94s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:51     94s]   -trim_antenna_max_distance  0.00
[05/03 10:46:51     94s]   -use_exact_spacing  1
[05/03 10:46:51     94s]   -preventive_color_opt false
[05/03 10:46:51     94s]   -use_fgc true
[05/03 10:46:51     94s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:51     94s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:51     94s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:51     94s]   Generate VSS stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   Generate VDD stripes and vias
[05/03 10:46:51     94s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:51     94s] Stripe generation is complete.
[05/03 10:46:51     94s] add_stripes created 8 wires.
[05/03 10:46:51     94s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] |   V4   |       24       |        0       |
[05/03 10:46:51     94s] |   M5   |        8       |       NA       |
[05/03 10:46:51     94s] +--------+----------------+----------------+
[05/03 10:46:51     94s] #% End add_stripes (date=05/03 10:46:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=953.3M, current mem=953.3M)
[05/03 10:46:51     94s] @file(power_straps.tcl) 38: reset_db -category add_stripes
[05/03 10:46:51     94s] @file(power_straps.tcl) 39: set_db add_stripes_stacked_via_top_layer M6
[05/03 10:46:51     94s] @file(power_straps.tcl) 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/03 10:46:51     94s] @file(power_straps.tcl) 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:51     94s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:51     94s] @file(power_straps.tcl) 42: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:51     94s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:51     94s] @file(power_straps.tcl) 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.912]
[05/03 10:46:51     94s] #% Begin add_stripes (date=05/03 10:46:51, mem=953.3M)
[05/03 10:46:51     95s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:51     95s] 
[05/03 10:46:51     95s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 10:46:51     95s] initialize fgc environment ... done
[05/03 10:46:51     95s] Starting stripe generation ...
[05/03 10:46:51     95s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     95s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     95s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     95s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:51     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:51     95s] Non-Default Mode Option Settings :
[05/03 10:46:51     95s]   -spacing_from_block  2.00 
[05/03 10:46:51     95s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:51     95s]   -trim_antenna_max_distance  0.00
[05/03 10:46:51     95s]   -use_exact_spacing  1
[05/03 10:46:51     95s]   -preventive_color_opt false
[05/03 10:46:51     95s]   -use_fgc true
[05/03 10:46:51     95s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:51     95s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:52     95s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:52     95s]   Generate VSS stripes and vias
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   Generate VDD stripes and vias
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s] Stripe generation is complete.
[05/03 10:46:52     95s] add_stripes created 6 wires.
[05/03 10:46:52     95s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |   V5   |       24       |        0       |
[05/03 10:46:52     95s] |   M6   |        6       |       NA       |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] #% End add_stripes (date=05/03 10:46:52, total cpu=0:00:00.2, real=0:00:01.0, peak res=953.4M, current mem=953.4M)
[05/03 10:46:52     95s] @file(power_straps.tcl) 47: reset_db -category add_stripes
[05/03 10:46:52     95s] @file(power_straps.tcl) 48: set_db add_stripes_stacked_via_top_layer M7
[05/03 10:46:52     95s] @file(power_straps.tcl) 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/03 10:46:52     95s] @file(power_straps.tcl) 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:52     95s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:52     95s] @file(power_straps.tcl) 51: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:52     95s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:52     95s] @file(power_straps.tcl) 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.912]
[05/03 10:46:52     95s] #% Begin add_stripes (date=05/03 10:46:52, mem=953.4M)
[05/03 10:46:52     95s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:52     95s] 
[05/03 10:46:52     95s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 10:46:52     95s] initialize fgc environment ... done
[05/03 10:46:52     95s] Starting stripe generation ...
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] Non-Default Mode Option Settings :
[05/03 10:46:52     95s]   -spacing_from_block  2.00 
[05/03 10:46:52     95s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:52     95s]   -trim_antenna_max_distance  0.00
[05/03 10:46:52     95s]   -use_exact_spacing  1
[05/03 10:46:52     95s]   -preventive_color_opt false
[05/03 10:46:52     95s]   -use_fgc true
[05/03 10:46:52     95s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:52     95s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:52     95s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:52     95s]   Generate VSS stripes and vias
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   Generate VDD stripes and vias
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s] Stripe generation is complete.
[05/03 10:46:52     95s] add_stripes created 6 wires.
[05/03 10:46:52     95s] ViaGen created 18 vias, deleted 0 via to avoid violation.
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |   V6   |       18       |        0       |
[05/03 10:46:52     95s] |   M7   |        6       |       NA       |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] #% End add_stripes (date=05/03 10:46:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=953.4M, current mem=953.4M)
[05/03 10:46:52     95s] @file(power_straps.tcl) 56: reset_db -category add_stripes
[05/03 10:46:52     95s] @file(power_straps.tcl) 57: set_db add_stripes_stacked_via_top_layer M8
[05/03 10:46:52     95s] @file(power_straps.tcl) 58: set_db add_stripes_stacked_via_bottom_layer M7
[05/03 10:46:52     95s] @file(power_straps.tcl) 59: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:52     95s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:52     95s] @file(power_straps.tcl) 60: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:52     95s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:52     95s] @file(power_straps.tcl) 61: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/03 10:46:52     95s] #% Begin add_stripes (date=05/03 10:46:52, mem=953.4M)
[05/03 10:46:52     95s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:52     95s] 
[05/03 10:46:52     95s] initialize fgc environment ... done
[05/03 10:46:52     95s] Starting stripe generation ...
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] Non-Default Mode Option Settings :
[05/03 10:46:52     95s]   -spacing_from_block  2.00 
[05/03 10:46:52     95s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:52     95s]   -trim_antenna_max_distance  0.00
[05/03 10:46:52     95s]   -use_exact_spacing  1
[05/03 10:46:52     95s]   -preventive_color_opt false
[05/03 10:46:52     95s]   -use_fgc true
[05/03 10:46:52     95s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:52     95s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:52     95s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:52     95s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:52     95s]   Generate VSS stripes and vias
[05/03 10:46:52     95s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   Generate VDD stripes and vias
[05/03 10:46:52     95s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:52     95s] Stripe generation is complete.
[05/03 10:46:52     95s] add_stripes created 65 wires.
[05/03 10:46:52     95s] ViaGen created 195 vias, deleted 0 via to avoid violation.
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] |   V7   |       195      |        0       |
[05/03 10:46:52     95s] |   M8   |       65       |       NA       |
[05/03 10:46:52     95s] +--------+----------------+----------------+
[05/03 10:46:52     95s] #% End add_stripes (date=05/03 10:46:52, total cpu=0:00:00.4, real=0:00:00.0, peak res=953.5M, current mem=953.5M)
[05/03 10:46:52     95s] @file(power_straps.tcl) 65: reset_db -category add_stripes
[05/03 10:46:52     95s] @file(power_straps.tcl) 66: set_db add_stripes_stacked_via_top_layer M9
[05/03 10:46:52     95s] @file(power_straps.tcl) 67: set_db add_stripes_stacked_via_bottom_layer M8
[05/03 10:46:52     95s] @file(power_straps.tcl) 68: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 10:46:52     95s] The power planner will set stripe antenna targets to stripe.
[05/03 10:46:52     95s] @file(power_straps.tcl) 69: set_db add_stripes_spacing_from_block 2.000
[05/03 10:46:52     95s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/03 10:46:52     95s] @file(power_straps.tcl) 70: add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/03 10:46:52     95s] #% Begin add_stripes (date=05/03 10:46:52, mem=953.5M)
[05/03 10:46:52     95s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 10:46:52     95s] 
[05/03 10:46:52     95s] initialize fgc environment ... done
[05/03 10:46:52     95s] Starting stripe generation ...
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 10:46:52     95s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 10:46:52     95s] Non-Default Mode Option Settings :
[05/03 10:46:52     95s]   -spacing_from_block  2.00 
[05/03 10:46:52     95s]   -trim_antenna_back_to_shape   stripe
[05/03 10:46:52     95s]   -trim_antenna_max_distance  0.00
[05/03 10:46:52     95s]   -use_exact_spacing  1
[05/03 10:46:52     95s]   -preventive_color_opt false
[05/03 10:46:52     95s]   -use_fgc true
[05/03 10:46:52     95s] **WARN: (IMPPP-4063):	Multi-CPU is set to 7 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 7, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/03 10:46:52     95s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:52     96s] Multi-CPU acceleration using 7 CPU(s).
[05/03 10:46:53     96s] *** Stripes and vias are being generated (current mem: 1138.117)***
[05/03 10:46:53     96s]   Generate VSS stripes and vias
[05/03 10:46:53     96s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]   Generate VDD stripes and vias
[05/03 10:46:53     96s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.117M)
[05/03 10:46:53     96s]   VDD stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1138.117M)
[05/03 10:46:53     96s] Stripe generation is complete.
[05/03 10:46:53     96s] add_stripes created 87 wires.
[05/03 10:46:53     96s] ViaGen created 2828 vias, deleted 0 via to avoid violation.
[05/03 10:46:53     96s] +--------+----------------+----------------+
[05/03 10:46:53     96s] |  Layer |     Created    |     Deleted    |
[05/03 10:46:53     96s] +--------+----------------+----------------+
[05/03 10:46:53     96s] |   V8   |      2828      |        0       |
[05/03 10:46:53     96s] |   M9   |       87       |       NA       |
[05/03 10:46:53     96s] +--------+----------------+----------------+
[05/03 10:46:53     96s] #% End add_stripes (date=05/03 10:46:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=953.5M, current mem=953.5M)
[05/03 10:46:53     96s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/03 10:46:53     96s] @file(par.tcl) 75: puts "write_db pre_place_pins" 
[05/03 10:46:53     96s] write_db pre_place_pins
[05/03 10:46:53     96s] @file(par.tcl) 76: write_db pre_place_pins
[05/03 10:46:53     96s] #% Begin write_db save design ... (date=05/03 10:46:53, mem=953.5M)
[05/03 10:46:53     96s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:53     96s] % Begin Save ccopt configuration ... (date=05/03 10:46:53, mem=953.5M)
[05/03 10:46:53     96s] % End Save ccopt configuration ... (date=05/03 10:46:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.6M, current mem=953.6M)
[05/03 10:46:53     96s] % Begin Save netlist data ... (date=05/03 10:46:53, mem=953.6M)
[05/03 10:46:53     96s] Writing Binary DB to pre_place_pins/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:53     96s] % End Save netlist data ... (date=05/03 10:46:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=955.1M, current mem=955.1M)
[05/03 10:46:53     96s] Saving symbol-table file in separate thread ...
[05/03 10:46:53     96s] Saving congestion map file in separate thread ...
[05/03 10:46:53     96s] Saving congestion map file pre_place_pins/clb_tile.route.congmap.gz ...
[05/03 10:46:53     96s] % Begin Save AAE data ... (date=05/03 10:46:53, mem=955.1M)
[05/03 10:46:53     96s] Saving AAE Data ...
[05/03 10:46:53     96s] % End Save AAE data ... (date=05/03 10:46:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.1M, current mem=955.1M)
[05/03 10:46:53     96s] 2020/05/03 10:46:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:53     96s] 2020/05/03 10:46:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:53     96s] 2020/05/03 10:46:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:53     96s] 2020/05/03 10:46:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:53     96s] % Begin Save clock tree data ... (date=05/03 10:46:53, mem=955.1M)
[05/03 10:46:53     96s] % End Save clock tree data ... (date=05/03 10:46:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.1M, current mem=955.1M)
[05/03 10:46:53     96s] Saving preference file pre_place_pins/gui.pref.tcl ...
[05/03 10:46:53     96s] Saving mode setting ...
[05/03 10:46:53     96s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:53     96s] Saving global file ...
[05/03 10:46:53     96s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:54     97s] 2020/05/03 10:46:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:54     97s] 2020/05/03 10:46:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:54     97s] Saving Drc markers ...
[05/03 10:46:54     97s] ... No Drc file written since there is no markers found.
[05/03 10:46:54     97s] % Begin Save routing data ... (date=05/03 10:46:54, mem=955.2M)
[05/03 10:46:54     97s] Saving route file ...
[05/03 10:46:54     97s] 2020/05/03 10:46:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:54     97s] 2020/05/03 10:46:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:54     97s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1187.2M) ***
[05/03 10:46:54     97s] % End Save routing data ... (date=05/03 10:46:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
[05/03 10:46:54     97s] Saving floorplan file in separate thread ...
[05/03 10:46:54     97s] Saving PG Conn file in separate thread ...
[05/03 10:46:54     97s] Saving placement file in separate thread ...
[05/03 10:46:54     97s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:54     97s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1195.2M) ***
[05/03 10:46:54     97s] 2020/05/03 10:46:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:54     97s] 2020/05/03 10:46:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:54     97s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:54     97s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:54     97s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:54     97s] Saving property file pre_place_pins/clb_tile.prop
[05/03 10:46:54     97s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1203.2M) ***
[05/03 10:46:54     97s] % Begin Save power constraints data ... (date=05/03 10:46:54, mem=957.4M)
[05/03 10:46:54     97s] % End Save power constraints data ... (date=05/03 10:46:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=957.4M, current mem=957.4M)
[05/03 10:46:54     97s] Saving preRoute extracted patterns in file 'pre_place_pins/clb_tile.techData.gz' ...
[05/03 10:46:54     97s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:54     97s] Saving CPF database ...
[05/03 10:46:54     97s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:46:55     97s] Generated self-contained design pre_place_pins
[05/03 10:46:55     97s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:56     97s] #% End write_db save design ... (date=05/03 10:46:55, total cpu=0:00:01.4, real=0:00:03.0, peak res=957.4M, current mem=955.6M)
[05/03 10:46:56     97s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:56     97s] 
[05/03 10:46:56     97s] @file(par.tcl) 77: puts "ln -sfn pre_place_pins latest" 
[05/03 10:46:56     97s] ln -sfn pre_place_pins latest
[05/03 10:46:56     97s] @file(par.tcl) 78: ln -sfn pre_place_pins latest
[05/03 10:46:56     97s] @file(par.tcl) 79: puts "set_db assign_pins_edit_in_batch true" 
[05/03 10:46:56     97s] set_db assign_pins_edit_in_batch true
[05/03 10:46:56     97s] @file(par.tcl) 80: set_db assign_pins_edit_in_batch true
[05/03 10:46:56     97s] @file(par.tcl) 81: puts "edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 82: edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[05/03 10:46:56     97s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[05/03 10:46:56     97s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[05/03 10:46:56     97s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 389 out of 389 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[05/03 10:46:56     97s] Type 'man IMPTR-2108' for more detail.
[05/03 10:46:56     97s]  As a result, your trialRoute congestion could be incorrect.
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1158.1M).
[05/03 10:46:56     97s] @file(par.tcl) 83: puts "edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 84: edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 85: puts "edit_pin -fixed_pin -pin arr_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 86: edit_pin -fixed_pin -pin arr_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 87: puts "edit_pin -fixed_pin -pin arr_L1_x0y0w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_x0y0w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 88: edit_pin -fixed_pin -pin arr_L1_x0y0w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 89: puts "edit_pin -fixed_pin -pin arr_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 90: edit_pin -fixed_pin -pin arr_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 91: puts "edit_pin -fixed_pin -pin arc_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arc_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 92: edit_pin -fixed_pin -pin arc_L1_x0v1w* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side left -end { 0 150 } -start { 0 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 93: puts "edit_pin -fixed_pin -pin arr_L1_x0y0e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_x0y0e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 94: edit_pin -fixed_pin -pin arr_L1_x0y0e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 95: puts "edit_pin -fixed_pin -pin arr_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 96: edit_pin -fixed_pin -pin arr_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 97: puts "edit_pin -fixed_pin -pin arc_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arc_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] @file(par.tcl) 98: edit_pin -fixed_pin -pin arc_L1_x0v1e* -hinst clb_tile -pattern fill_optimised -layer { M4 M6 } -side right -start { 200 150 } -end { 200 0 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 99: puts "edit_pin -fixed_pin -pin arc_L1_x0y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arc_L1_x0y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 100: edit_pin -fixed_pin -pin arc_L1_x0y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 101: puts "edit_pin -fixed_pin -pin arr_L1_u1y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin arr_L1_u1y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 102: edit_pin -fixed_pin -pin arr_L1_u1y0n* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] Successfully spread [20] pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 103: puts "edit_pin -fixed_pin -pin cfg_clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin cfg_clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 104: edit_pin -fixed_pin -pin cfg_clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 105: puts "edit_pin -fixed_pin -pin cfg_scan_en -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin cfg_scan_en -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 106: edit_pin -fixed_pin -pin cfg_scan_en -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 107: puts "edit_pin -fixed_pin -pin cfg_lut_we -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin cfg_lut_we -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 108: edit_pin -fixed_pin -pin cfg_lut_we -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 109: puts "edit_pin -fixed_pin -pin cfg_scan_in -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin cfg_scan_in -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 110: edit_pin -fixed_pin -pin cfg_scan_in -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 111: puts "edit_pin -fixed_pin -pin cfg_scan_out -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   " 
[05/03 10:46:56     97s] edit_pin -fixed_pin -pin cfg_scan_out -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] @file(par.tcl) 112: edit_pin -fixed_pin -pin cfg_scan_out -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side top -end { 200 150 } -start { 0 150 }   
[05/03 10:46:56     97s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/03 10:46:56     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.1M).
[05/03 10:46:56     97s] @file(par.tcl) 113: puts "set_db assign_pins_edit_in_batch false" 
[05/03 10:46:56     97s] set_db assign_pins_edit_in_batch false
[05/03 10:46:56     97s] @file(par.tcl) 114: set_db assign_pins_edit_in_batch false
[05/03 10:46:56     97s] @file(par.tcl) 115: puts "write_db pre_place_opt_design" 
[05/03 10:46:56     97s] write_db pre_place_opt_design
[05/03 10:46:56     97s] @file(par.tcl) 116: write_db pre_place_opt_design
[05/03 10:46:56     97s] #% Begin write_db save design ... (date=05/03 10:46:56, mem=963.1M)
[05/03 10:46:56     97s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:56     98s] % Begin Save ccopt configuration ... (date=05/03 10:46:56, mem=963.1M)
[05/03 10:46:56     98s] % End Save ccopt configuration ... (date=05/03 10:46:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=963.1M, current mem=963.1M)
[05/03 10:46:56     98s] % Begin Save netlist data ... (date=05/03 10:46:56, mem=963.1M)
[05/03 10:46:56     98s] Writing Binary DB to pre_place_opt_design/clb_tile.v.bin in multi-threaded mode...
[05/03 10:46:56     98s] % End Save netlist data ... (date=05/03 10:46:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=963.1M, current mem=962.1M)
[05/03 10:46:56     98s] Saving symbol-table file in separate thread ...
[05/03 10:46:56     98s] Saving congestion map file in separate thread ...
[05/03 10:46:56     98s] Saving congestion map file pre_place_opt_design/clb_tile.route.congmap.gz ...
[05/03 10:46:56     98s] % Begin Save AAE data ... (date=05/03 10:46:56, mem=962.1M)
[05/03 10:46:56     98s] Saving AAE Data ...
[05/03 10:46:56     98s] % End Save AAE data ... (date=05/03 10:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=962.1M, current mem=962.1M)
[05/03 10:46:56     98s] 2020/05/03 10:46:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:56     98s] 2020/05/03 10:46:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:56     98s] 2020/05/03 10:46:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:56     98s] 2020/05/03 10:46:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:56     98s] % Begin Save clock tree data ... (date=05/03 10:46:56, mem=962.1M)
[05/03 10:46:56     98s] % End Save clock tree data ... (date=05/03 10:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=962.1M, current mem=962.1M)
[05/03 10:46:56     98s] Saving preference file pre_place_opt_design/gui.pref.tcl ...
[05/03 10:46:56     98s] Saving mode setting ...
[05/03 10:46:56     98s] Saving root attributes to be loaded post write_db ...
[05/03 10:46:56     98s] Saving global file ...
[05/03 10:46:56     98s] Saving root attributes to be loaded previous write_db ...
[05/03 10:46:56     98s] 2020/05/03 10:46:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:56     98s] 2020/05/03 10:46:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:57     98s] Saving Drc markers ...
[05/03 10:46:57     98s] ... No Drc file written since there is no markers found.
[05/03 10:46:57     98s] % Begin Save routing data ... (date=05/03 10:46:57, mem=962.2M)
[05/03 10:46:57     98s] Saving route file ...
[05/03 10:46:57     98s] 2020/05/03 10:46:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:57     98s] 2020/05/03 10:46:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:57     98s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1214.2M) ***
[05/03 10:46:57     98s] % End Save routing data ... (date=05/03 10:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.2M, current mem=963.2M)
[05/03 10:46:57     98s] Saving floorplan file in separate thread ...
[05/03 10:46:57     98s] Saving PG Conn file in separate thread ...
[05/03 10:46:57     98s] Saving placement file in separate thread ...
[05/03 10:46:57     98s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:46:57     98s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1222.2M) ***
[05/03 10:46:57     98s] 2020/05/03 10:46:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:46:57     98s] 2020/05/03 10:46:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:46:57     98s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:57     98s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:57     98s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:46:57     98s] Saving property file pre_place_opt_design/clb_tile.prop
[05/03 10:46:57     98s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1230.2M) ***
[05/03 10:46:57     98s] % Begin Save power constraints data ... (date=05/03 10:46:57, mem=964.5M)
[05/03 10:46:57     98s] % End Save power constraints data ... (date=05/03 10:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=964.5M, current mem=964.5M)
[05/03 10:46:57     98s] Saving preRoute extracted patterns in file 'pre_place_opt_design/clb_tile.techData.gz' ...
[05/03 10:46:57     98s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:46:57     98s] Saving CPF database ...
[05/03 10:46:57     98s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:46:58     99s] Generated self-contained design pre_place_opt_design
[05/03 10:46:58     99s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:58     99s] #% End write_db save design ... (date=05/03 10:46:58, total cpu=0:00:01.3, real=0:00:02.0, peak res=964.5M, current mem=962.8M)
[05/03 10:46:58     99s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:46:58     99s] 
[05/03 10:46:58     99s] @file(par.tcl) 117: puts "ln -sfn pre_place_opt_design latest" 
[05/03 10:46:58     99s] ln -sfn pre_place_opt_design latest
[05/03 10:46:58     99s] @file(par.tcl) 118: ln -sfn pre_place_opt_design latest
[05/03 10:46:58     99s] @file(par.tcl) 119: puts "place_opt_design" 
[05/03 10:46:58     99s] place_opt_design
[05/03 10:46:58     99s] @file(par.tcl) 120: place_opt_design
[05/03 10:46:58     99s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/03 10:46:58     99s] 'set_default_switching_activity' finished successfully.
[05/03 10:46:58     99s] *** Starting GigaPlace ***
[05/03 10:46:58     99s] **INFO: user set placement options
[05/03 10:46:59     99s] root: {}
[05/03 10:46:59     99s] **INFO: user set opt options
[05/03 10:46:59     99s] root: {}
[05/03 10:46:59     99s] #optDebug: fT-E <X 2 3 1 0>
[05/03 10:46:59     99s] #optDebug: fT-E <X 2 3 1 0>
[05/03 10:46:59     99s] #optDebug: fT-S <1 2 3 1 0>
[05/03 10:46:59     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1177.2M
[05/03 10:46:59     99s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:46:59     99s] OPERPROF:   Starting FgcInit at level 2, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:   Finished FgcInit at level 2, CPU:0.010, REAL:0.006, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1177.2M
[05/03 10:46:59     99s] Core basic site is coreSite
[05/03 10:46:59     99s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1177.2M
[05/03 10:46:59     99s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:46:59     99s] SiteArray: use 511,152 bytes
[05/03 10:46:59     99s] SiteArray: current memory after site array memory allocatiion 1177.2M
[05/03 10:46:59     99s] SiteArray: FP blocked sites are writable
[05/03 10:46:59     99s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.005, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1177.2M
[05/03 10:46:59     99s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:46:59     99s] Mark StBox On SiteArr starts
[05/03 10:46:59     99s] Mark StBox On SiteArr ends
[05/03 10:46:59     99s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.030, REAL:0.010, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.030, REAL:0.011, MEM:1177.2M
[05/03 10:46:59     99s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.100, REAL:0.081, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Starting CMU at level 4, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.120, REAL:0.089, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.120, REAL:0.090, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:1179.2M
[05/03 10:46:59     99s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1179.2MB).
[05/03 10:46:59     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.126, MEM:1179.2M
[05/03 10:46:59     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1180.2M
[05/03 10:46:59     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1180.2M
[05/03 10:46:59     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1180.2M
[05/03 10:46:59     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1180.2M
[05/03 10:46:59     99s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:46:59     99s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1819, percentage of missing scan cell = 0.00% (0 / 1819)
[05/03 10:46:59    100s] no activity file in design. spp won't run.
[05/03 10:46:59    100s] *** Start delete_buffer_trees ***
[05/03 10:46:59    100s] Total CPU(s) requested: 12
[05/03 10:46:59    100s] Total CPU(s) enabled with current License(s): 8
[05/03 10:46:59    100s] Current free CPU(s): 8
[05/03 10:46:59    100s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/03 10:46:59    100s] Total CPU(s) now enabled: 16
[05/03 10:47:00    100s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:47:00    100s] 
[05/03 10:47:00    100s] Info: Detect buffers to remove automatically.
[05/03 10:47:00    100s] Analyzing netlist ...
[05/03 10:47:00    100s] Updating netlist
[05/03 10:47:00    101s] AAE DB initialization (MEM=1360.94 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/03 10:47:00    101s] Start AAE Lib Loading. (MEM=1360.94)
[05/03 10:47:00    101s] End AAE Lib Loading. (MEM=1391.55 CPU=0:00:00.2 Real=0:00:00.0)
[05/03 10:47:00    101s] 
[05/03 10:47:00    101s] *summary: 203 instances (buffers/inverters) removed
[05/03 10:47:00    101s] *** Finish delete_buffer_trees (0:00:01.3) ***
[05/03 10:47:00    101s] Deleted 0 physical inst  (cell - / prefix -).
[05/03 10:47:00    101s] Did not delete 690 physical insts as they were marked preplaced.
[05/03 10:47:00    101s] Extracting standard cell pins and blockage ...... 
[05/03 10:47:01    101s] Pin and blockage extraction finished
[05/03 10:47:01    101s] Extracting macro/IO cell pins and blockage ...... 
[05/03 10:47:01    101s] Pin and blockage extraction finished
[05/03 10:47:01    101s] no activity file in design. spp won't run.
[05/03 10:47:01    101s] No user-set net weight.
[05/03 10:47:01    101s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/03 10:47:01    101s] Scan chains were not defined.
[05/03 10:47:01    101s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:01    101s] #std cell=7264 (690 fixed + 6574 movable) #block=0 (0 floating + 0 preplaced)
[05/03 10:47:01    101s] #ioInst=0 #net=6556 #term=20686 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=150, #floatPin=6
[05/03 10:47:01    101s] stdCell: 7264 single + 0 double + 0 multi
[05/03 10:47:01    101s] Total standard cell length = 13.9504 (mm), area = 0.0151 (mm^2)
[05/03 10:47:01    101s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1394.6M
[05/03 10:47:01    101s] Core basic site is coreSite
[05/03 10:47:01    101s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1394.6M
[05/03 10:47:01    101s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:47:01    101s] SiteArray: use 511,152 bytes
[05/03 10:47:01    101s] SiteArray: current memory after site array memory allocatiion 1394.6M
[05/03 10:47:01    101s] SiteArray: FP blocked sites are writable
[05/03 10:47:01    101s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1394.6M
[05/03 10:47:01    101s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1394.6M
[05/03 10:47:01    101s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:47:01    101s] Mark StBox On SiteArr starts
[05/03 10:47:01    101s] Mark StBox On SiteArr ends
[05/03 10:47:01    101s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.030, REAL:0.010, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.030, REAL:0.010, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.033, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.010, REAL:0.012, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.051, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.051, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting pre-place ADS at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.004, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.006, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.006, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.003, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] ADSU 0.500 -> 0.505
[05/03 10:47:01    101s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.023, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] Average module density = 0.505.
[05/03 10:47:01    101s] Density for the design = 0.505.
[05/03 10:47:01    101s]        = stdcell_area 63205 sites (14744 um^2) / alloc_area 125111 sites (29186 um^2).
[05/03 10:47:01    101s] Pin Density = 0.1619.
[05/03 10:47:01    101s]             = total # of pins 20686 / total area 127788.
[05/03 10:47:01    101s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] MP  (6574): mp=1.125. U=0.505.
[05/03 10:47:01    101s] InitP A=55650.545, MA=7900.625.
[05/03 10:47:01    101s] Initial padding reaches pin density 0.468 for top
[05/03 10:47:01    101s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 35616.920
[05/03 10:47:01    101s] InitPadU 0.505 -> 0.665 for top
[05/03 10:47:01    101s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1426.6M
[05/03 10:47:01    101s] Identified 93 spare or floating instances, with no clusters.
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] 
[05/03 10:47:01    101s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:1426.6M
[05/03 10:47:01    101s] Enabling multi-CPU acceleration with 12 CPU(s) for placement
[05/03 10:47:01    101s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1426.6M
[05/03 10:47:01    101s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1426.6M
[05/03 10:47:01    101s] === lastAutoLevel = 8 
[05/03 10:47:01    101s] 0 delay mode for cte enabled initNetWt.
[05/03 10:47:01    101s] no activity file in design. spp won't run.
[05/03 10:47:01    101s] [spp] 0
[05/03 10:47:01    101s] [adp] 0:1:0:1
[05/03 10:47:01    103s] 0 delay mode for cte disabled initNetWt.
[05/03 10:47:01    103s] no activity file in design. spp won't run.
[05/03 10:47:01    103s] no activity file in design. spp won't run.
[05/03 10:47:01    103s] Clock gating cells determined by native netlist tracing.
[05/03 10:47:02    103s] Iteration  1: Total net bbox = 2.675e+04 (1.29e+04 1.38e+04)
[05/03 10:47:02    103s]               Est.  stn bbox = 3.088e+04 (1.47e+04 1.62e+04)
[05/03 10:47:02    103s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1687.6M
[05/03 10:47:02    103s] Iteration  2: Total net bbox = 2.675e+04 (1.29e+04 1.38e+04)
[05/03 10:47:02    103s]               Est.  stn bbox = 3.088e+04 (1.47e+04 1.62e+04)
[05/03 10:47:02    103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1687.6M
[05/03 10:47:14    152s] exp_mt_sequential is set from setPlaceMode option to 1
[05/03 10:47:14    152s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=12)
[05/03 10:47:14    152s] place_exp_mt_interval set to default 32
[05/03 10:47:14    152s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/03 10:47:14    152s] Iteration  3: Total net bbox = 2.137e+04 (1.07e+04 1.07e+04)
[05/03 10:47:14    152s]               Est.  stn bbox = 2.582e+04 (1.27e+04 1.32e+04)
[05/03 10:47:14    152s]               cpu = 0:00:49.2 real = 0:00:12.0 mem = 2495.1M
[05/03 10:47:15    157s] Iteration  4: Total net bbox = 4.829e+04 (2.76e+04 2.07e+04)
[05/03 10:47:15    157s]               Est.  stn bbox = 6.221e+04 (3.57e+04 2.65e+04)
[05/03 10:47:15    157s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 2495.1M
[05/03 10:47:15    157s] Iteration  5: Total net bbox = 4.829e+04 (2.76e+04 2.07e+04)
[05/03 10:47:15    157s]               Est.  stn bbox = 6.221e+04 (3.57e+04 2.65e+04)
[05/03 10:47:15    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2495.1M
[05/03 10:47:16    160s] Iteration  6: Total net bbox = 5.405e+04 (2.90e+04 2.50e+04)
[05/03 10:47:16    160s]               Est.  stn bbox = 7.017e+04 (3.82e+04 3.20e+04)
[05/03 10:47:16    160s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 2528.1M
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] Starting Early Global Route rough congestion estimation: mem = 2336.1M
[05/03 10:47:16    160s] (I)       Reading DB...
[05/03 10:47:16    160s] (I)       Read data from FE... (mem=2337.1M)
[05/03 10:47:16    160s] (I)       Read nodes and places... (mem=2337.1M)
[05/03 10:47:16    160s] (I)       Done Read nodes and places (cpu=0.010s, mem=2337.1M)
[05/03 10:47:16    160s] (I)       Read nets... (mem=2337.1M)
[05/03 10:47:16    160s] (I)       Done Read nets (cpu=0.010s, mem=2337.1M)
[05/03 10:47:16    160s] (I)       Done Read data from FE (cpu=0.020s, mem=2337.1M)
[05/03 10:47:16    160s] (I)       before initializing RouteDB syMemory usage = 2337.1 MB
[05/03 10:47:16    160s] (I)       congestionReportName   : 
[05/03 10:47:16    160s] (I)       layerRangeFor2DCongestion : 
[05/03 10:47:16    160s] (I)       buildTerm2TermWires    : 1
[05/03 10:47:16    160s] (I)       doTrackAssignment      : 1
[05/03 10:47:16    160s] (I)       dumpBookshelfFiles     : 0
[05/03 10:47:16    160s] (I)       numThreads             : 12
[05/03 10:47:16    160s] (I)       bufferingAwareRouting  : false
[05/03 10:47:16    160s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:47:16    160s] (I)       honorPin               : false
[05/03 10:47:16    160s] (I)       honorPinGuide          : true
[05/03 10:47:16    160s] (I)       honorPartition         : false
[05/03 10:47:16    160s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:47:16    160s] (I)       allowPartitionCrossover: false
[05/03 10:47:16    160s] (I)       honorSingleEntry       : true
[05/03 10:47:16    160s] (I)       honorSingleEntryStrong : true
[05/03 10:47:16    160s] (I)       handleViaSpacingRule   : false
[05/03 10:47:16    160s] (I)       handleEolSpacingRule   : false
[05/03 10:47:16    160s] (I)       PDConstraint           : none
[05/03 10:47:16    160s] (I)       expBetterNDRHandling   : false
[05/03 10:47:16    160s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:47:16    160s] (I)       routingEffortLevel     : 3
[05/03 10:47:16    160s] (I)       effortLevel            : standard
[05/03 10:47:16    160s] [NR-eGR] minRouteLayer          : 2
[05/03 10:47:16    160s] [NR-eGR] maxRouteLayer          : 7
[05/03 10:47:16    160s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:47:16    160s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:47:16    160s] (I)       numRowsPerGCell        : 10
[05/03 10:47:16    160s] (I)       speedUpLargeDesign     : 0
[05/03 10:47:16    160s] (I)       multiThreadingTA       : 1
[05/03 10:47:16    160s] (I)       optimizationMode       : false
[05/03 10:47:16    160s] (I)       routeSecondPG          : false
[05/03 10:47:16    160s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:47:16    160s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:47:16    160s] (I)       punchThroughDistance   : 500.00
[05/03 10:47:16    160s] (I)       scenicBound            : 1.15
[05/03 10:47:16    160s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:47:16    160s] (I)       source-to-sink ratio   : 0.00
[05/03 10:47:16    160s] (I)       targetCongestionRatioH : 1.00
[05/03 10:47:16    160s] (I)       targetCongestionRatioV : 1.00
[05/03 10:47:16    160s] (I)       layerCongestionRatio   : 0.70
[05/03 10:47:16    160s] (I)       m1CongestionRatio      : 0.10
[05/03 10:47:16    160s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:47:16    160s] (I)       localRouteEffort       : 1.00
[05/03 10:47:16    160s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:47:16    160s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:47:16    160s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:47:16    160s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:47:16    160s] (I)       routeVias              : 
[05/03 10:47:16    160s] (I)       readTROption           : true
[05/03 10:47:16    160s] (I)       extraSpacingFactor     : 1.00
[05/03 10:47:16    160s] [NR-eGR] numTracksPerClockWire  : 0
[05/03 10:47:16    160s] (I)       routeSelectedNetsOnly  : false
[05/03 10:47:16    160s] (I)       clkNetUseMaxDemand     : false
[05/03 10:47:16    160s] (I)       extraDemandForClocks   : 0
[05/03 10:47:16    160s] (I)       steinerRemoveLayers    : false
[05/03 10:47:16    160s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:47:16    160s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:47:16    160s] (I)       similarTopologyRoutingFast : false
[05/03 10:47:16    160s] (I)       spanningTreeRefinement : false
[05/03 10:47:16    160s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:47:16    160s] (I)       starting read tracks
[05/03 10:47:16    160s] (I)       build grid graph
[05/03 10:47:16    160s] (I)       build grid graph start
[05/03 10:47:16    160s] [NR-eGR] M1 has no routable track
[05/03 10:47:16    160s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:47:16    160s] [NR-eGR] M3 has single uniform track structure
[05/03 10:47:16    160s] [NR-eGR] M4 has single uniform track structure
[05/03 10:47:16    160s] [NR-eGR] M5 has single uniform track structure
[05/03 10:47:16    160s] [NR-eGR] M6 has single uniform track structure
[05/03 10:47:16    160s] [NR-eGR] M7 has single uniform track structure
[05/03 10:47:16    160s] (I)       build grid graph end
[05/03 10:47:16    160s] (I)       merge level 0
[05/03 10:47:16    160s] (I)       numViaLayers=10
[05/03 10:47:16    160s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:16    160s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:16    160s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:16    160s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:16    160s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:16    160s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:16    160s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:16    160s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:16    160s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:16    160s] (I)       end build via table
[05/03 10:47:16    160s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:47:16    160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:47:16    160s] (I)       readDataFromPlaceDB
[05/03 10:47:16    160s] (I)       Read net information..
[05/03 10:47:16    160s] [NR-eGR] Read numTotalNets=6555  numIgnoredNets=0
[05/03 10:47:16    160s] (I)       Read testcase time = 0.000 seconds
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] (I)       read default dcut vias
[05/03 10:47:16    160s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:16    160s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:16    160s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:16    160s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:16    160s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:16    160s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:16    160s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:16    160s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:16    160s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:16    160s] (I)       early_global_route_priority property id does not exist.
[05/03 10:47:16    160s] (I)       build grid graph start
[05/03 10:47:16    160s] (I)       build grid graph end
[05/03 10:47:16    160s] (I)       Model blockage into capacity
[05/03 10:47:16    160s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:47:16    160s] (I)       Modeling time = 0.000 seconds
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] (I)       Number of ignored nets = 0
[05/03 10:47:16    160s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:47:16    160s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:47:16    160s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:47:16    160s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:47:16    160s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:47:16    160s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2338.2 MB
[05/03 10:47:16    160s] (I)       Ndr track 0 does not exist
[05/03 10:47:16    160s] (I)       Layer1  viaCost=100.00
[05/03 10:47:16    160s] (I)       Layer2  viaCost=100.00
[05/03 10:47:16    160s] (I)       Layer3  viaCost=100.00
[05/03 10:47:16    160s] (I)       Layer4  viaCost=100.00
[05/03 10:47:16    160s] (I)       Layer5  viaCost=100.00
[05/03 10:47:16    160s] (I)       Layer6  viaCost=100.00
[05/03 10:47:16    160s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:47:16    160s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:47:16    160s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:47:16    160s] (I)       Site width          :   864  (dbu)
[05/03 10:47:16    160s] (I)       Row height          :  4320  (dbu)
[05/03 10:47:16    160s] (I)       GCell width         : 43200  (dbu)
[05/03 10:47:16    160s] (I)       GCell height        : 43200  (dbu)
[05/03 10:47:16    160s] (I)       Grid                :    19    14     7
[05/03 10:47:16    160s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:47:16    160s] (I)       Vertical capacity   :     0     0 43200     0 43200     0 43200
[05/03 10:47:16    160s] (I)       Horizontal capacity :     0 43200     0 43200     0 43200     0
[05/03 10:47:16    160s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:47:16    160s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:47:16    160s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:47:16    160s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:47:16    160s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:47:16    160s] (I)       Num tracks per GCell: 75.00 75.00 75.00 56.25 50.00 37.50 37.50
[05/03 10:47:16    160s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:47:16    160s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:47:16    160s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:47:16    160s] (I)       --------------------------------------------------------
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] [NR-eGR] ============ Routing rule table ============
[05/03 10:47:16    160s] [NR-eGR] Rule id: 0  Nets: 6555 
[05/03 10:47:16    160s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:47:16    160s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:47:16    160s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:16    160s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:16    160s] [NR-eGR] ========================================
[05/03 10:47:16    160s] [NR-eGR] 
[05/03 10:47:16    160s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer2 : = 4980 / 18354 (27.13%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer3 : = 980 / 19432 (5.04%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer4 : = 741 / 14839 (4.99%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer5 : = 728 / 12950 (5.62%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer6 : = 684 / 9899 (6.91%)
[05/03 10:47:16    160s] (I)       blocked tracks on layer7 : = 504 / 9716 (5.19%)
[05/03 10:47:16    160s] (I)       After initializing earlyGlobalRoute syMemory usage = 2338.2 MB
[05/03 10:47:16    160s] (I)       Loading and dumping file time : 0.05 seconds
[05/03 10:47:16    160s] (I)       ============= Initialization =============
[05/03 10:47:16    160s] (I)       numLocalWires=19309  numGlobalNetBranches=4268  numLocalNetBranches=5387
[05/03 10:47:16    160s] (I)       totalPins=20679  totalGlobalPin=6793 (32.85%)
[05/03 10:47:16    160s] (I)       total 2D Cap : 79102 = (39216 H, 39886 V)
[05/03 10:47:16    160s] (I)       ============  Phase 1a Route ============
[05/03 10:47:16    160s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:47:16    160s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/03 10:47:16    160s] (I)       Usage: 6630 = (3560 H, 3070 V) = (9.08% H, 7.70% V) = (3.845e+04um H, 3.316e+04um V)
[05/03 10:47:16    160s] (I)       
[05/03 10:47:16    160s] (I)       ============  Phase 1b Route ============
[05/03 10:47:16    160s] (I)       Usage: 6630 = (3560 H, 3070 V) = (9.08% H, 7.70% V) = (3.845e+04um H, 3.316e+04um V)
[05/03 10:47:16    160s] (I)       
[05/03 10:47:16    160s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 10:47:16    160s] 
[05/03 10:47:16    160s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:47:16    160s] Finished Early Global Route rough congestion estimation: mem = 2338.2M
[05/03 10:47:16    160s] earlyGlobalRoute rough estimation gcell size 10 row height
[05/03 10:47:16    160s] OPERPROF: Starting CDPad at level 1, MEM:2338.2M
[05/03 10:47:16    160s] CDPadU 0.665 -> 0.665
[05/03 10:47:16    160s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.044, MEM:2338.2M
[05/03 10:47:17    160s] Global placement CDP skipped at cutLevel 7.
[05/03 10:47:17    160s] Iteration  7: Total net bbox = 6.001e+04 (3.41e+04 2.59e+04)
[05/03 10:47:17    160s]               Est.  stn bbox = 7.676e+04 (4.36e+04 3.32e+04)
[05/03 10:47:17    160s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2338.2M
[05/03 10:47:17    160s] Iteration  8: Total net bbox = 6.001e+04 (3.41e+04 2.59e+04)
[05/03 10:47:17    160s]               Est.  stn bbox = 7.676e+04 (4.36e+04 3.32e+04)
[05/03 10:47:17    160s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2338.2M
[05/03 10:47:18    164s] Starting Early Global Route rough congestion estimation: mem = 2338.2M
[05/03 10:47:18    164s] (I)       Reading DB...
[05/03 10:47:18    164s] (I)       Read data from FE... (mem=2338.2M)
[05/03 10:47:18    164s] (I)       Read nodes and places... (mem=2338.2M)
[05/03 10:47:18    164s] (I)       Done Read nodes and places (cpu=0.010s, mem=2338.2M)
[05/03 10:47:18    164s] (I)       Read nets... (mem=2338.2M)
[05/03 10:47:18    164s] (I)       Done Read nets (cpu=0.020s, mem=2338.2M)
[05/03 10:47:18    164s] (I)       Done Read data from FE (cpu=0.030s, mem=2338.2M)
[05/03 10:47:18    164s] (I)       before initializing RouteDB syMemory usage = 2338.2 MB
[05/03 10:47:18    164s] (I)       congestionReportName   : 
[05/03 10:47:18    164s] (I)       layerRangeFor2DCongestion : 
[05/03 10:47:18    164s] (I)       buildTerm2TermWires    : 1
[05/03 10:47:18    164s] (I)       doTrackAssignment      : 1
[05/03 10:47:18    164s] (I)       dumpBookshelfFiles     : 0
[05/03 10:47:18    164s] (I)       numThreads             : 12
[05/03 10:47:18    164s] (I)       bufferingAwareRouting  : false
[05/03 10:47:18    164s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:47:18    164s] (I)       honorPin               : false
[05/03 10:47:18    164s] (I)       honorPinGuide          : true
[05/03 10:47:18    164s] (I)       honorPartition         : false
[05/03 10:47:18    164s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:47:18    164s] (I)       allowPartitionCrossover: false
[05/03 10:47:18    164s] (I)       honorSingleEntry       : true
[05/03 10:47:18    164s] (I)       honorSingleEntryStrong : true
[05/03 10:47:18    164s] (I)       handleViaSpacingRule   : false
[05/03 10:47:18    164s] (I)       handleEolSpacingRule   : false
[05/03 10:47:18    164s] (I)       PDConstraint           : none
[05/03 10:47:18    164s] (I)       expBetterNDRHandling   : false
[05/03 10:47:18    164s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:47:18    164s] (I)       routingEffortLevel     : 3
[05/03 10:47:18    164s] (I)       effortLevel            : standard
[05/03 10:47:18    164s] [NR-eGR] minRouteLayer          : 2
[05/03 10:47:18    164s] [NR-eGR] maxRouteLayer          : 7
[05/03 10:47:18    164s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:47:18    164s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:47:18    164s] (I)       numRowsPerGCell        : 5
[05/03 10:47:18    164s] (I)       speedUpLargeDesign     : 0
[05/03 10:47:18    164s] (I)       multiThreadingTA       : 1
[05/03 10:47:18    164s] (I)       optimizationMode       : false
[05/03 10:47:18    164s] (I)       routeSecondPG          : false
[05/03 10:47:18    164s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:47:18    164s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:47:18    164s] (I)       punchThroughDistance   : 500.00
[05/03 10:47:18    164s] (I)       scenicBound            : 1.15
[05/03 10:47:18    164s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:47:18    164s] (I)       source-to-sink ratio   : 0.00
[05/03 10:47:18    164s] (I)       targetCongestionRatioH : 1.00
[05/03 10:47:18    164s] (I)       targetCongestionRatioV : 1.00
[05/03 10:47:18    164s] (I)       layerCongestionRatio   : 0.70
[05/03 10:47:18    164s] (I)       m1CongestionRatio      : 0.10
[05/03 10:47:18    164s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:47:18    164s] (I)       localRouteEffort       : 1.00
[05/03 10:47:18    164s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:47:18    164s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:47:18    164s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:47:18    164s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:47:18    164s] (I)       routeVias              : 
[05/03 10:47:18    164s] (I)       readTROption           : true
[05/03 10:47:18    164s] (I)       extraSpacingFactor     : 1.00
[05/03 10:47:18    164s] [NR-eGR] numTracksPerClockWire  : 0
[05/03 10:47:18    164s] (I)       routeSelectedNetsOnly  : false
[05/03 10:47:18    164s] (I)       clkNetUseMaxDemand     : false
[05/03 10:47:18    164s] (I)       extraDemandForClocks   : 0
[05/03 10:47:18    164s] (I)       steinerRemoveLayers    : false
[05/03 10:47:18    164s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:47:18    164s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:47:18    164s] (I)       similarTopologyRoutingFast : false
[05/03 10:47:18    164s] (I)       spanningTreeRefinement : false
[05/03 10:47:18    164s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:47:18    164s] (I)       starting read tracks
[05/03 10:47:18    164s] (I)       build grid graph
[05/03 10:47:18    164s] (I)       build grid graph start
[05/03 10:47:18    164s] [NR-eGR] M1 has no routable track
[05/03 10:47:18    164s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:47:18    164s] [NR-eGR] M3 has single uniform track structure
[05/03 10:47:18    164s] [NR-eGR] M4 has single uniform track structure
[05/03 10:47:18    164s] [NR-eGR] M5 has single uniform track structure
[05/03 10:47:18    164s] [NR-eGR] M6 has single uniform track structure
[05/03 10:47:18    164s] [NR-eGR] M7 has single uniform track structure
[05/03 10:47:18    164s] (I)       build grid graph end
[05/03 10:47:18    164s] (I)       merge level 0
[05/03 10:47:18    164s] (I)       numViaLayers=10
[05/03 10:47:18    164s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:18    164s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:18    164s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:18    164s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:18    164s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:18    164s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:18    164s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:18    164s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:18    164s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:18    164s] (I)       end build via table
[05/03 10:47:18    164s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:47:18    164s] 
[05/03 10:47:18    164s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:47:18    164s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:47:18    164s] (I)       readDataFromPlaceDB
[05/03 10:47:18    164s] (I)       Read net information..
[05/03 10:47:18    164s] [NR-eGR] Read numTotalNets=6555  numIgnoredNets=0
[05/03 10:47:18    164s] (I)       Read testcase time = 0.000 seconds
[05/03 10:47:18    164s] 
[05/03 10:47:18    164s] (I)       read default dcut vias
[05/03 10:47:18    164s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:18    164s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:18    164s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:18    164s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:18    164s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:18    164s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:18    164s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:18    164s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:18    164s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:18    164s] (I)       early_global_route_priority property id does not exist.
[05/03 10:47:18    164s] (I)       build grid graph start
[05/03 10:47:18    164s] (I)       build grid graph end
[05/03 10:47:18    164s] (I)       Model blockage into capacity
[05/03 10:47:18    164s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:47:18    164s] (I)       Modeling time = 0.000 seconds
[05/03 10:47:18    164s] 
[05/03 10:47:18    164s] (I)       Number of ignored nets = 0
[05/03 10:47:18    164s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:47:18    164s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:47:18    164s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:47:18    164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:47:18    164s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:47:18    164s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2338.2 MB
[05/03 10:47:18    164s] (I)       Ndr track 0 does not exist
[05/03 10:47:18    164s] (I)       Layer1  viaCost=100.00
[05/03 10:47:18    164s] (I)       Layer2  viaCost=100.00
[05/03 10:47:18    164s] (I)       Layer3  viaCost=100.00
[05/03 10:47:18    164s] (I)       Layer4  viaCost=100.00
[05/03 10:47:18    164s] (I)       Layer5  viaCost=100.00
[05/03 10:47:18    164s] (I)       Layer6  viaCost=100.00
[05/03 10:47:18    164s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:47:18    164s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:47:18    164s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:47:18    164s] (I)       Site width          :   864  (dbu)
[05/03 10:47:18    164s] (I)       Row height          :  4320  (dbu)
[05/03 10:47:18    164s] (I)       GCell width         : 21600  (dbu)
[05/03 10:47:18    164s] (I)       GCell height        : 21600  (dbu)
[05/03 10:47:18    164s] (I)       Grid                :    38    28     7
[05/03 10:47:18    164s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:47:18    164s] (I)       Vertical capacity   :     0     0 21600     0 21600     0 21600
[05/03 10:47:18    164s] (I)       Horizontal capacity :     0 21600     0 21600     0 21600     0
[05/03 10:47:18    164s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:47:18    164s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:47:18    164s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:47:18    164s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:47:18    164s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:47:18    164s] (I)       Num tracks per GCell: 37.50 37.50 37.50 28.12 25.00 18.75 18.75
[05/03 10:47:18    164s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:47:18    164s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:47:18    164s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:47:18    164s] (I)       --------------------------------------------------------
[05/03 10:47:18    164s] 
[05/03 10:47:18    164s] [NR-eGR] ============ Routing rule table ============
[05/03 10:47:18    164s] [NR-eGR] Rule id: 0  Nets: 6555 
[05/03 10:47:18    164s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:47:18    164s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:47:18    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:18    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:18    164s] [NR-eGR] ========================================
[05/03 10:47:18    164s] [NR-eGR] 
[05/03 10:47:18    164s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer2 : = 8268 / 36708 (22.52%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer3 : = 1960 / 38864 (5.04%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer4 : = 1482 / 29678 (4.99%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer5 : = 1456 / 25900 (5.62%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer6 : = 1368 / 19798 (6.91%)
[05/03 10:47:18    164s] (I)       blocked tracks on layer7 : = 1008 / 19432 (5.19%)
[05/03 10:47:18    164s] (I)       After initializing earlyGlobalRoute syMemory usage = 2338.2 MB
[05/03 10:47:18    164s] (I)       Loading and dumping file time : 0.05 seconds
[05/03 10:47:18    164s] (I)       ============= Initialization =============
[05/03 10:47:18    164s] (I)       numLocalWires=12768  numGlobalNetBranches=3186  numLocalNetBranches=3199
[05/03 10:47:18    164s] (I)       totalPins=20679  totalGlobalPin=11406 (55.16%)
[05/03 10:47:18    164s] (I)       total 2D Cap : 158039 = (78262 H, 79777 V)
[05/03 10:47:18    164s] (I)       ============  Phase 1a Route ============
[05/03 10:47:18    164s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:47:18    164s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/03 10:47:18    164s] (I)       Usage: 14451 = (7715 H, 6736 V) = (9.86% H, 8.44% V) = (4.166e+04um H, 3.637e+04um V)
[05/03 10:47:18    164s] (I)       
[05/03 10:47:18    164s] (I)       ============  Phase 1b Route ============
[05/03 10:47:18    164s] (I)       Usage: 14451 = (7715 H, 6736 V) = (9.86% H, 8.44% V) = (4.166e+04um H, 3.637e+04um V)
[05/03 10:47:18    164s] (I)       
[05/03 10:47:18    164s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 10:47:18    164s] 
[05/03 10:47:18    164s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:47:18    164s] Finished Early Global Route rough congestion estimation: mem = 2338.2M
[05/03 10:47:18    164s] earlyGlobalRoute rough estimation gcell size 5 row height
[05/03 10:47:18    164s] OPERPROF: Starting CDPad at level 1, MEM:2338.2M
[05/03 10:47:18    164s] CDPadU 0.665 -> 0.666
[05/03 10:47:18    164s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.051, MEM:2338.2M
[05/03 10:47:18    164s] Global placement CDP skipped at cutLevel 9.
[05/03 10:47:18    164s] Iteration  9: Total net bbox = 6.437e+04 (3.65e+04 2.79e+04)
[05/03 10:47:18    164s]               Est.  stn bbox = 8.178e+04 (4.65e+04 3.53e+04)
[05/03 10:47:18    164s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 2338.2M
[05/03 10:47:18    164s] Iteration 10: Total net bbox = 6.437e+04 (3.65e+04 2.79e+04)
[05/03 10:47:18    164s]               Est.  stn bbox = 8.178e+04 (4.65e+04 3.53e+04)
[05/03 10:47:18    164s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2338.2M
[05/03 10:47:20    172s] Iteration 11: Total net bbox = 6.822e+04 (3.82e+04 3.00e+04)
[05/03 10:47:20    172s]               Est.  stn bbox = 8.534e+04 (4.79e+04 3.74e+04)
[05/03 10:47:20    172s]               cpu = 0:00:08.5 real = 0:00:02.0 mem = 2338.2M
[05/03 10:47:20    172s] Iteration 12: Total net bbox = 6.822e+04 (3.82e+04 3.00e+04)
[05/03 10:47:20    172s]               Est.  stn bbox = 8.534e+04 (4.79e+04 3.74e+04)
[05/03 10:47:20    172s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2338.2M
[05/03 10:47:20    172s] Iteration 13: Total net bbox = 6.822e+04 (3.82e+04 3.00e+04)
[05/03 10:47:20    172s]               Est.  stn bbox = 8.534e+04 (4.79e+04 3.74e+04)
[05/03 10:47:20    172s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2338.2M
[05/03 10:47:20    172s] Placement multithread real runtime: 0:00:19.0 with 12 threads.
[05/03 10:47:20    172s] Finished Global Placement (cpu=0:01:10, real=0:00:19.0, mem=2338.2M)
[05/03 10:47:20    172s] 0 delay mode for cte disabled.
[05/03 10:47:20    172s] *** Free Virtual Timing Model ...(mem=2226.2M)
[05/03 10:47:20    173s] SKP cleared!
[05/03 10:47:20    173s] Info: 50 clock gating cells identified, 50 (on average) moved 250/5
[05/03 10:47:20    173s] net ignore based on current view = 0
[05/03 10:47:20    173s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:20    173s] Solver runtime cpu: 0:00:18.2 real: 0:00:04.0
[05/03 10:47:20    173s] Core Placement runtime cpu: 0:01:09 real: 0:00:19.0
[05/03 10:47:20    173s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 10:47:20    173s] Type 'man IMPSP-9025' for more detail.
[05/03 10:47:20    173s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1928.1M
[05/03 10:47:20    173s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:20    173s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1928.1M
[05/03 10:47:20    173s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1928.1M
[05/03 10:47:20    173s] Core basic site is coreSite
[05/03 10:47:21    173s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1928.1M
[05/03 10:47:21    173s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:47:21    173s] SiteArray: use 511,152 bytes
[05/03 10:47:21    173s] SiteArray: current memory after site array memory allocatiion 1928.1M
[05/03 10:47:21    173s] SiteArray: FP blocked sites are writable
[05/03 10:47:21    173s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.010, REAL:0.004, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.010, REAL:0.005, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1928.1M
[05/03 10:47:21    173s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1928.1M
[05/03 10:47:21    173s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:47:21    173s] Mark StBox On SiteArr starts
[05/03 10:47:21    174s] Mark StBox On SiteArr ends
[05/03 10:47:21    174s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.030, REAL:0.010, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.030, REAL:0.011, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.060, REAL:0.039, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.004, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Starting CMU at level 5, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:         Finished CMU at level 5, CPU:0.020, REAL:0.007, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.080, REAL:0.058, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.080, REAL:0.058, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:21    174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1928.1MB).
[05/03 10:47:21    174s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.083, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.083, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF: Starting RefinePlace at level 1, MEM:1928.1M
[05/03 10:47:21    174s] *** Starting place_detail (0:02:54 mem=1928.1M) ***
[05/03 10:47:21    174s] Total net bbox length = 6.822e+04 (3.820e+04 3.002e+04) (ext = 9.182e+03)
[05/03 10:47:21    174s] # spcSbClkGt: 50
[05/03 10:47:21    174s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 10:47:21    174s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:47:21    174s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:21    174s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1928.1M
[05/03 10:47:21    174s] Starting refinePlace ...
[05/03 10:47:21    174s]   Spread Effort: high, standalone mode, useDDP on.
[05/03 10:47:21    174s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1928.1MB) @(0:02:54 - 0:02:54).
[05/03 10:47:21    174s] Move report: preRPlace moves 6574 insts, mean move: 0.39 um, max move: 3.04 um
[05/03 10:47:21    174s] 	Max move on inst (blkinst/cluster0/cfg_d_reg[81]): (157.40, 61.86) --> (154.66, 61.56)
[05/03 10:47:21    174s] 	Length: 25 sites, height: 1 rows, site name: coreSite, cell type: DFFHQx4_ASAP7_75t_SL
[05/03 10:47:21    174s] 	Violation at original loc: Placement Blockage Violation
[05/03 10:47:21    174s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 10:47:21    174s] tweakage running in 12 threads.
[05/03 10:47:21    174s] Placement tweakage begins.
[05/03 10:47:21    174s] wire length = 8.612e+04
[05/03 10:47:21    175s] wire length = 8.132e+04
[05/03 10:47:21    175s] Placement tweakage ends.
[05/03 10:47:21    175s] Move report: tweak moves 1032 insts, mean move: 2.52 um, max move: 16.20 um
[05/03 10:47:21    175s] 	Max move on inst (tie_0_cell23): (176.69, 64.80) --> (160.49, 64.80)
[05/03 10:47:21    175s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:00.0, mem=1928.1MB) @(0:02:54 - 0:02:55).
[05/03 10:47:21    175s] 
[05/03 10:47:21    175s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:47:21    175s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:47:21    175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1928.1MB) @(0:02:55 - 0:02:56).
[05/03 10:47:21    175s] Move report: Detail placement moves 6574 insts, mean move: 0.75 um, max move: 16.21 um
[05/03 10:47:21    175s] 	Max move on inst (tie_0_cell23): (176.62, 64.72) --> (160.49, 64.80)
[05/03 10:47:21    175s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 1928.1MB
[05/03 10:47:21    175s] Statistics of distance of Instance movement in refine placement:
[05/03 10:47:21    175s]   maximum (X+Y) =        16.21 um
[05/03 10:47:21    175s]   inst (tie_0_cell23) with max move: (176.62, 64.7223) -> (160.488, 64.8)
[05/03 10:47:21    175s]   mean    (X+Y) =         0.75 um
[05/03 10:47:21    175s] Summary Report:
[05/03 10:47:21    175s] Instances move: 6574 (out of 6574 movable)
[05/03 10:47:21    175s] Instances flipped: 0
[05/03 10:47:21    175s] Mean displacement: 0.75 um
[05/03 10:47:21    175s] Max displacement: 16.21 um (Instance: tie_0_cell23) (176.62, 64.7223) -> (160.488, 64.8)
[05/03 10:47:21    175s] Total instances moved : 6574
[05/03 10:47:21    175s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: TIELOx1_ASAP7_75t_SL
[05/03 10:47:21    175s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.570, REAL:0.913, MEM:1928.1M
[05/03 10:47:21    175s] Total net bbox length = 6.346e+04 (3.338e+04 3.008e+04) (ext = 9.170e+03)
[05/03 10:47:21    175s] Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 1928.1MB
[05/03 10:47:21    175s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:00.0, mem=1928.1MB) @(0:02:54 - 0:02:56).
[05/03 10:47:21    175s] *** Finished place_detail (0:02:56 mem=1928.1M) ***
[05/03 10:47:21    175s] OPERPROF: Finished RefinePlace at level 1, CPU:1.600, REAL:0.947, MEM:1928.1M
[05/03 10:47:21    175s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:21    175s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] *** Finished Initial Placement (cpu=0:01:14, real=0:00:22.0, mem=1928.1M) ***
[05/03 10:47:22    175s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:22    175s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1928.1M
[05/03 10:47:22    175s] Core basic site is coreSite
[05/03 10:47:22    175s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1928.1M
[05/03 10:47:22    175s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:47:22    175s] SiteArray: use 511,152 bytes
[05/03 10:47:22    175s] SiteArray: current memory after site array memory allocatiion 1928.1M
[05/03 10:47:22    175s] SiteArray: FP blocked sites are writable
[05/03 10:47:22    175s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1928.1M
[05/03 10:47:22    175s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:47:22    175s] Mark StBox On SiteArr starts
[05/03 10:47:22    175s] Mark StBox On SiteArr ends
[05/03 10:47:22    175s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.030, REAL:0.010, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.030, REAL:0.011, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.035, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.042, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.042, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.005, MEM:1928.1M
[05/03 10:47:22    175s] Density distribution unevenness ratio = 17.026%
[05/03 10:47:22    175s] powerDomain AO: bins with density > 0.750 =  1.50 % ( 4 / 266 )
[05/03 10:47:22    175s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:22    175s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:22    175s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:47:22    175s] UM:                                                                   final
[05/03 10:47:22    175s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:47:22    175s] UM:                                                                   global_place
[05/03 10:47:22    175s] User Input Parameters:
[05/03 10:47:22    175s] - Congestion Driven    : On
[05/03 10:47:22    175s] 
[05/03 10:47:22    175s] Starting congestion repair ...
[05/03 10:47:22    175s] - Timing Driven        : Off
[05/03 10:47:22    175s] - Area-Violation Based : On
[05/03 10:47:22    175s] - Start Rollback Level : -5
[05/03 10:47:22    175s] - Legalized            : On
[05/03 10:47:22    175s] - Window Based         : Off
[05/03 10:47:22    175s] 
[05/03 10:47:22    175s] Starting Early Global Route congestion estimation: mem = 1928.1M
[05/03 10:47:22    175s] (I)       Reading DB...
[05/03 10:47:22    175s] (I)       Read data from FE... (mem=1928.1M)
[05/03 10:47:22    175s] (I)       Read nodes and places... (mem=1928.1M)
[05/03 10:47:22    175s] (I)       Done Read nodes and places (cpu=0.010s, mem=1928.1M)
[05/03 10:47:22    175s] (I)       Read nets... (mem=1928.1M)
[05/03 10:47:22    176s] (I)       Done Read nets (cpu=0.040s, mem=1928.1M)
[05/03 10:47:22    176s] (I)       Done Read data from FE (cpu=0.050s, mem=1928.1M)
[05/03 10:47:22    176s] (I)       before initializing RouteDB syMemory usage = 1928.1 MB
[05/03 10:47:22    176s] (I)       congestionReportName   : 
[05/03 10:47:22    176s] (I)       layerRangeFor2DCongestion : 
[05/03 10:47:22    176s] (I)       buildTerm2TermWires    : 1
[05/03 10:47:22    176s] (I)       doTrackAssignment      : 1
[05/03 10:47:22    176s] (I)       dumpBookshelfFiles     : 0
[05/03 10:47:22    176s] (I)       numThreads             : 12
[05/03 10:47:22    176s] (I)       bufferingAwareRouting  : false
[05/03 10:47:22    176s] (I)       honorPin               : false
[05/03 10:47:22    176s] (I)       honorPinGuide          : true
[05/03 10:47:22    176s] (I)       [05/03 10:47:22    176s] [NR-eGR] honorMsvRouteConstraint: false
honorPartition         : false
[05/03 10:47:22    176s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:47:22    176s] (I)       allowPartitionCrossover: false
[05/03 10:47:22    176s] (I)       honorSingleEntry       : true
[05/03 10:47:22    176s] (I)       honorSingleEntryStrong : true
[05/03 10:47:22    176s] (I)       handleViaSpacingRule   : false
[05/03 10:47:22    176s] (I)       handleEolSpacingRule   : false
[05/03 10:47:22    176s] (I)       PDConstraint           : none
[05/03 10:47:22    176s] (I)       expBetterNDRHandling   : false
[05/03 10:47:22    176s] (I)       routingEffortLevel     : 3
[05/03 10:47:22    176s] (I)       [05/03 10:47:22    176s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[05/03 10:47:22    176s] (I)       [05/03 10:47:22    176s] [NR-eGR] minRouteLayer          : 2
[05/03 10:47:22    176s] [NR-eGR] maxRouteLayer          : 7
relaxedTopLayerCeiling : 127
[05/03 10:47:22    176s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:47:22    176s] (I)       numRowsPerGCell        : 1
[05/03 10:47:22    176s] (I)       speedUpLargeDesign     : 0
[05/03 10:47:22    176s] (I)       multiThreadingTA       : 1
[05/03 10:47:22    176s] (I)       optimizationMode       : false
[05/03 10:47:22    176s] (I)       routeSecondPG          : false
[05/03 10:47:22    176s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:47:22    176s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:47:22    176s] (I)       punchThroughDistance   : 500.00
[05/03 10:47:22    176s] (I)       scenicBound            : 1.15
[05/03 10:47:22    176s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:47:22    176s] (I)       source-to-sink ratio   : 0.00
[05/03 10:47:22    176s] (I)       targetCongestionRatioH : 1.00
[05/03 10:47:22    176s] (I)       targetCongestionRatioV : 1.00
[05/03 10:47:22    176s] (I)       layerCongestionRatio   : 0.70
[05/03 10:47:22    176s] (I)       m1CongestionRatio      : 0.10
[05/03 10:47:22    176s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:47:22    176s] (I)       localRouteEffort       : 1.00
[05/03 10:47:22    176s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:47:22    176s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:47:22    176s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:47:22    176s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:47:22    176s] (I)       routeVias              : 
[05/03 10:47:22    176s] (I)       readTROption           : true
[05/03 10:47:22    176s] (I)       extraSpacingFactor     : 1.00
[05/03 10:47:22    176s] (I)       routeSelectedNetsOnly  : false
[05/03 10:47:22    176s] (I)       [05/03 10:47:22    176s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[05/03 10:47:22    176s] (I)       extraDemandForClocks   : 0
[05/03 10:47:22    176s] (I)       steinerRemoveLayers    : false
[05/03 10:47:22    176s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:47:22    176s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:47:22    176s] (I)       similarTopologyRoutingFast : false
[05/03 10:47:22    176s] (I)       spanningTreeRefinement : false
[05/03 10:47:22    176s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:47:22    176s] (I)       starting read tracks
[05/03 10:47:22    176s] (I)       build grid graph
[05/03 10:47:22    176s] (I)       build grid graph start
[05/03 10:47:22    176s] [NR-eGR] M1 has no routable track
[05/03 10:47:22    176s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:47:22    176s] [NR-eGR] M3 has single uniform track structure
[05/03 10:47:22    176s] [NR-eGR] [05/03 10:47:22    176s] (I)       build grid graph end
[05/03 10:47:22    176s] (I)       M4 has single uniform track structure
[05/03 10:47:22    176s] [NR-eGR] M5 has single uniform track structure
[05/03 10:47:22    176s] [NR-eGR] M6 has single uniform track structure
[05/03 10:47:22    176s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/03 10:47:22    176s] (I)       numViaLayers=10
[05/03 10:47:22    176s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:22    176s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:22    176s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:22    176s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:22    176s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:22    176s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:22    176s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:22    176s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:22    176s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:22    176s] (I)       end build via table
[05/03 10:47:22    176s] [NR-eGR] Read 2508 PG shapes in 0.010 seconds
[05/03 10:47:22    176s] 
[05/03 10:47:22    176s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:47:22    176s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:47:22    176s] (I)       readDataFromPlaceDB
[05/03 10:47:22    176s] (I)       Read net information..
[05/03 10:47:22    176s] (I)       Read testcase time = 0.000 seconds
[05/03 10:47:22    176s] 
[05/03 10:47:22    176s] (I)       [05/03 10:47:22    176s] [NR-eGR] Read numTotalNets=6555  numIgnoredNets=0
read default dcut vias
[05/03 10:47:22    176s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:22    176s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:22    176s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:22    176s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:22    176s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:22    176s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:22    176s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:22    176s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:22    176s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:22    176s] (I)       early_global_route_priority property id does not exist.
[05/03 10:47:22    176s] (I)       build grid graph start
[05/03 10:47:22    176s] (I)       build grid graph end
[05/03 10:47:22    176s] (I)       Model blockage into capacity
[05/03 10:47:22    176s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:47:22    176s] (I)       Modeling time = 0.020 seconds
[05/03 10:47:22    176s] 
[05/03 10:47:22    176s] (I)       Number of ignored nets = 0
[05/03 10:47:22    176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:47:22    176s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:47:22    176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:47:22    176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:47:22    176s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:47:22    176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1928.1 MB
[05/03 10:47:22    176s] (I)       Ndr track 0 does not exist
[05/03 10:47:22    176s] (I)       Layer1  viaCost=100.00
[05/03 10:47:22    176s] (I)       Layer2  viaCost=100.00
[05/03 10:47:22    176s] (I)       Layer3  viaCost=100.00
[05/03 10:47:22    176s] (I)       Layer4  viaCost=100.00
[05/03 10:47:22    176s] (I)       Layer5  viaCost=100.00
[05/03 10:47:22    176s] (I)       Layer6  viaCost=100.00
[05/03 10:47:22    176s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:47:22    176s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:47:22    176s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:47:22    176s] (I)       Site width          :   864  (dbu)
[05/03 10:47:22    176s] (I)       Row height          :  4320  (dbu)
[05/03 10:47:22    176s] (I)       GCell width         :  4320  (dbu)
[05/03 10:47:22    176s] (I)       GCell height        :  4320  (dbu)
[05/03 10:47:22    176s] (I)       Grid                :   186   139     7
[05/03 10:47:22    176s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:47:22    176s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 10:47:22    176s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 10:47:22    176s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:47:22    176s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:47:22    176s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:47:22    176s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:47:22    176s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:47:22    176s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/03 10:47:22    176s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:47:22    176s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:47:22    176s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:47:22    176s] (I)       --------------------------------------------------------
[05/03 10:47:22    176s] 
[05/03 10:47:22    176s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:47:22    176s] (I)       Pitch:[05/03 10:47:22    176s] [NR-eGR] ============ Routing rule table ============
[05/03 10:47:22    176s] [NR-eGR] Rule id: 0  Nets: 6555 
  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:47:22    176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:22    176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:22    176s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:47:22    176s] (I)       blocked tracks on layer2 : = 17595 / 179676 (9.79%)
[05/03 10:47:22    176s] [NR-eGR] ========================================
[05/03 10:47:22    176s] [NR-eGR] 
[05/03 10:47:22    176s] (I)       blocked tracks on layer3 : = 9730 / 192932 (5.04%)
[05/03 10:47:22    176s] (I)       blocked tracks on layer4 : = 7254 / 145266 (4.99%)
[05/03 10:47:22    176s] (I)       blocked tracks on layer5 : = 7228 / 128575 (5.62%)
[05/03 10:47:22    176s] (I)       blocked tracks on layer6 : = 6696 / 96906 (6.91%)
[05/03 10:47:22    176s] (I)       blocked tracks on layer7 : = 5004 / 96466 (5.19%)
[05/03 10:47:22    176s] (I)       After initializing earlyGlobalRoute syMemory usage = 1928.1 MB
[05/03 10:47:22    176s] (I)       Loading and dumping file time : 0.08 seconds
[05/03 10:47:22    176s] (I)       ============= Initialization =============
[05/03 10:47:22    176s] (I)       totalPins=20679  totalGlobalPin=20514 (99.20%)
[05/03 10:47:22    176s] (I)       total 2D Cap : 786421 = (390410 H, 396011 V)
[05/03 10:47:22    176s] (I)       ============  Phase 1a Route ============
[05/03 10:47:22    176s] [NR-eGR] Layer group 1: route 6555 net(s) in layer range [2, 7]
[05/03 10:47:22    176s] (I)       Phase 1a runs 0.02 seconds
[05/03 10:47:22    176s] (I)       Usage: 72814 = (36858 H, 35956 V) = (9.44% H, 9.08% V) = (3.981e+04um H, 3.883e+04um V)
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] (I)       ============  Phase 1b Route ============
[05/03 10:47:22    176s] (I)       Usage: 72814 = (36858 H, 35956 V) = (9.44% H, 9.08% V) = (3.981e+04um H, 3.883e+04um V)
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.863912e+04um
[05/03 10:47:22    176s] (I)       ============  Phase 1c Route ============
[05/03 10:47:22    176s] (I)       Usage: 72814 = (36858 H, 35956 V) = (9.44% H, 9.08% V) = (3.981e+04um H, 3.883e+04um V)
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] (I)       ============  Phase 1d Route ============
[05/03 10:47:22    176s] (I)       Usage: 72814 = (36858 H, 35956 V) = (9.44% H, 9.08% V) = (3.981e+04um H, 3.883e+04um V)
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] (I)       ============  Phase 1e Route ============
[05/03 10:47:22    176s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:47:22    176s] (I)       Usage: 72814 = (36858 H, 35956 V) = (9.44% H, 9.08% V) = (3.981e+04um H, 3.883e+04um V)
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] (I)       ============  Phase 1l Route ============
[05/03 10:47:22    176s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.863912e+04um
[05/03 10:47:22    176s] [NR-eGR] 
[05/03 10:47:22    176s] (I)       Phase 1l runs 0.03 seconds
[05/03 10:47:22    176s] (I)       
[05/03 10:47:22    176s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 10:47:22    176s] [NR-eGR]                        OverCon           OverCon            
[05/03 10:47:22    176s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 10:47:22    176s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/03 10:47:23    176s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:47:23    176s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:23    176s] [NR-eGR]      M2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 10:47:23    176s] [NR-eGR]      M3  (3)        74( 0.29%)         2( 0.01%)   ( 0.30%) 
[05/03 10:47:23    176s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 10:47:23    176s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:23    176s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:23    176s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:24    176s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:47:24    176s] [NR-eGR] Total               79( 0.05%)         2( 0.00%)   ( 0.05%) 
[05/03 10:47:24    176s] [NR-eGR] 
[05/03 10:47:24    176s] (I)       Total Global Routing Runtime: 0.11 seconds
[05/03 10:47:24    176s] (I)       total 2D Cap : 789217 = (393205 H, 396012 V)
[05/03 10:47:24    176s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:47:24    176s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 10:47:24    176s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1928.1M
[05/03 10:47:24    176s] [hotspot] +------------+---------------+---------------+
[05/03 10:47:24    176s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:47:24    176s] [hotspot] +------------+---------------+---------------+
[05/03 10:47:24    176s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:47:24    176s] [hotspot] +------------+---------------+---------------+
[05/03 10:47:24    176s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:47:24    176s] Starting Early Global Route wiring: mem = 1928.1M
[05/03 10:47:24    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:47:24    176s] 
[05/03 10:47:24    176s] === incrementalPlace Internal Loop 1 ===
[05/03 10:47:24    176s] Skipped repairing congestion.
[05/03 10:47:24    176s] (I)       ============= track Assignment ============
[05/03 10:47:24    176s] (I)       extract Global 3D Wires
[05/03 10:47:24    176s] (I)       Extract Global WL : time=0.00
[05/03 10:47:24    176s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 10:47:24    176s] (I)       Initialization real time=0.00 seconds
[05/03 10:47:24    176s] (I)       Run Multi-thread track assignment
[05/03 10:47:24    176s] (I)       Kernel real time=0.02 seconds
[05/03 10:47:24    176s] (I)       End Greedy Track Assignment
[05/03 10:47:24    176s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:24    176s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20432
[05/03 10:47:24    176s] [NR-eGR]     M2  (2H) length: 2.556726e+04um, number of vias: 29071
[05/03 10:47:24    176s] [NR-eGR]     M3  (3V) length: 3.274063e+04um, number of vias: 2500
[05/03 10:47:24    176s] [NR-eGR]     M4  (4H) length: 1.361477e+04um, number of vias: 970
[05/03 10:47:24    176s] [NR-eGR]     M5  (5V) length: 6.122795e+03um, number of vias: 201
[05/03 10:47:24    176s] [NR-eGR]     M6  (6H) length: 2.641104e+03um, number of vias: 64
[05/03 10:47:24    176s] [NR-eGR]     M7  (7V) length: 8.542917e+02um, number of vias: 0
[05/03 10:47:24    176s] [NR-eGR] Total length: 8.154085e+04um, number of vias: 53238
[05/03 10:47:24    176s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:24    176s] [NR-eGR] Total eGR-routed clock nets wire length: 9.467460e+03um 
[05/03 10:47:24    176s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:24    176s] Early Global Route wiring runtime: 0.27 seconds, mem = 1928.1M
[05/03 10:47:24    176s] End of congRepair (cpu=0:00:00.5, real=0:00:02.0)
[05/03 10:47:24    176s] ***** Total cpu  0:1:17
[05/03 10:47:24    176s] ***** Total real time  0:0:25
[05/03 10:47:24    176s] **place_design ... cpu = 0: 1:17, real = 0: 0:25, mem = 1928.1M **
[05/03 10:47:24    176s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:47:24    176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:47:24    176s] UM:                                                                   final
[05/03 10:47:25    177s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.010, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.011, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.032, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.036, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.036, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:25    177s] 
[05/03 10:47:25    177s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.004, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.010, REAL:0.006, MEM:1928.1M
[05/03 10:47:25    177s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:47:25    177s] UM:        177.25             84                                      place_design
[05/03 10:47:25    177s] **WARN: (IMPOPT-576):	6 nets have unplaced terms. 
[05/03 10:47:25    177s] Type 'man IMPOPT-576' for more detail.
[05/03 10:47:25    177s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 10:47:25    177s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:25    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1928.1M
[05/03 10:47:25    177s] Core basic site is coreSite
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1928.1M
[05/03 10:47:25    177s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:47:25    177s] SiteArray: use 511,152 bytes
[05/03 10:47:25    177s] SiteArray: current memory after site array memory allocatiion 1928.1M
[05/03 10:47:25    177s] SiteArray: FP blocked sites are writable
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1928.1M
[05/03 10:47:25    177s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:47:25    177s] Mark StBox On SiteArr starts
[05/03 10:47:25    177s] Mark StBox On SiteArr ends
[05/03 10:47:25    177s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.020, REAL:0.007, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.020, REAL:0.008, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.040, REAL:0.027, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.034, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.034, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:25    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] Enable N7 maxLocalDensity: 0.92
[05/03 10:47:25    177s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 10:47:25    177s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 10:47:25    177s] Info: 12 threads available for lower-level modules during optimization.
[05/03 10:47:25    177s] GigaOpt running with 12 threads.
[05/03 10:47:25    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.1M
[05/03 10:47:25    177s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:25    177s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Starting CMU at level 4, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.025, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.026, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.003, MEM:1928.1M
[05/03 10:47:25    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1928.1MB).
[05/03 10:47:25    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1928.1M
[05/03 10:47:25    177s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 10:47:25    177s] 	Cell DECAPx10_ASAP7_75t_L, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx10_ASAP7_75t_R, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx1_ASAP7_75t_L, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx1_ASAP7_75t_R, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx2_ASAP7_75t_L, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx2_ASAP7_75t_R, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx4_ASAP7_75t_L, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx4_ASAP7_75t_R, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx6_ASAP7_75t_L, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx6_ASAP7_75t_R, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
[05/03 10:47:25    177s] 	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
[05/03 10:47:25    177s] 	...
[05/03 10:47:25    177s] 	Reporting only the 20 first cells found...
[05/03 10:47:25    177s] .
[05/03 10:47:25    177s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:25    177s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:25    177s] Updating RC grid for preRoute extraction ...
[05/03 10:47:25    177s] Initializing multi-corner resistance tables ...
[05/03 10:47:25    177s] 
[05/03 10:47:25    177s] Creating Lib Analyzer ...
[05/03 10:47:25    177s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:47:25    178s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:47:25    178s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 10:47:25    178s] Total number of usable inverters from Lib Analyzer: 44 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R)
[05/03 10:47:25    178s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:47:25    178s] 
[05/03 10:47:28    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:01 mem=1928.1M
[05/03 10:47:29    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:01 mem=1928.1M
[05/03 10:47:29    181s] Creating Lib Analyzer, finished. 
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	cfg_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	cfg_scan_en : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	cfg_lut_we : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	cfg_scan_in : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] **WARN: (IMPOPT-665):	cfg_scan_out : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:47:29    181s] Type 'man IMPOPT-665' for more detail.
[05/03 10:47:29    181s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/03 10:47:29    181s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/03 10:47:29    181s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1227.3M, totSessionCpu=0:03:01 **
[05/03 10:47:29    181s] *** opt_design -pre_cts ***
[05/03 10:47:29    181s] DRC Margin: user margin 0.0; extra margin 0.2
[05/03 10:47:29    181s] Setup Target Slack: user slack 0; extra slack 0.0
[05/03 10:47:29    181s] Hold Target Slack: user slack 0
[05/03 10:47:29    181s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 10:47:29    181s] Type 'man IMPOPT-3195' for more detail.
[05/03 10:47:29    181s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.023, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.024, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.002, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1928.1M
[05/03 10:47:29    181s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M
[05/03 10:47:29    181s] Deleting Cell Server ...
[05/03 10:47:29    181s] Deleting Lib Analyzer.
[05/03 10:47:29    181s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:29    181s] Summary for sequential cells identification: 
[05/03 10:47:29    181s]   Identified SBFF number: 68
[05/03 10:47:29    181s]   Identified MBFF number: 0
[05/03 10:47:29    181s]   Identified SB Latch number: 0
[05/03 10:47:29    181s]   Identified MB Latch number: 0
[05/03 10:47:29    181s]   Not identified SBFF number: 0
[05/03 10:47:29    181s]   Not identified MBFF number: 0
[05/03 10:47:29    181s]   Not identified SB Latch number: 0
[05/03 10:47:29    181s]   Not identified MB Latch number: 0
[05/03 10:47:29    181s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:29    181s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:29    181s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:47:29    181s]  Setting StdDelay to 1.00
[05/03 10:47:29    181s] Creating Cell Server, finished. 
[05/03 10:47:29    181s] 
[05/03 10:47:29    181s] Deleting Cell Server ...
[05/03 10:47:29    181s] 
[05/03 10:47:29    181s] Creating Lib Analyzer ...
[05/03 10:47:29    181s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:29    181s] Summary for sequential cells identification: 
[05/03 10:47:29    181s]   Identified SBFF number: 68
[05/03 10:47:29    181s]   Identified MBFF number: 0
[05/03 10:47:29    181s]   Identified SB Latch number: 0
[05/03 10:47:29    181s]   Identified MB Latch number: 0
[05/03 10:47:29    181s]   Not identified SBFF number: 0
[05/03 10:47:29    181s]   Not identified MBFF number: 0
[05/03 10:47:29    181s]   Not identified SB Latch number: 0
[05/03 10:47:29    181s]   Not identified MB Latch number: 0
[05/03 10:47:29    181s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:29    181s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:29    181s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:47:29    181s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:47:29    181s]  Setting StdDelay to 1.00
[05/03 10:47:29    181s] Creating Cell Server, finished. 
[05/03 10:47:29    181s] 
[05/03 10:47:29    182s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:47:29    182s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:47:29    182s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:47:29    182s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:47:29    182s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:47:29    182s] 
[05/03 10:47:31    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:03 mem=1928.1M
[05/03 10:47:31    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=1928.1M
[05/03 10:47:31    183s] Creating Lib Analyzer, finished. 
[05/03 10:47:31    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1928.1M
[05/03 10:47:31    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1928.1M
[05/03 10:47:31    183s] [NR-eGR] Started earlyGlobalRoute kernel
[05/03 10:47:31    183s] [NR-eGR] Initial Peak syMemory usage = 1928.1 MB
[05/03 10:47:31    183s] (I)       Reading DB...
[05/03 10:47:31    183s] (I)       Read data from FE... (mem=1928.1M)
[05/03 10:47:31    183s] (I)       Read nodes and places... (mem=1928.1M)
[05/03 10:47:31    183s] (I)       Number of ignored instance 0
[05/03 10:47:31    183s] (I)       numMoveCells=6574, numMacros=0  numPads=200  numMultiRowHeightInsts=0
[05/03 10:47:31    183s] (I)       Done Read nodes and places (cpu=0.010s, mem=1928.1M)
[05/03 10:47:31    183s] (I)       Read nets... (mem=1928.1M)
[05/03 10:47:31    183s] (I)       numNets=6555  ignoredNets=94
[05/03 10:47:31    183s] (I)       Done Read nets (cpu=0.020s, mem=1928.1M)
[05/03 10:47:31    183s] (I)       Read rows... (mem=1928.1M)
[05/03 10:47:31    183s] (I)       Read 138 std rows and 0 non-std rows
[05/03 10:47:31    183s] (I)       Done Read rows (cpu=0.000s, mem=1928.1M)
[05/03 10:47:31    183s] (I)       Identified Clock instances: Flop 1779, Clock buffer/inverter 0, Gate 40
[05/03 10:47:31    183s] (I)       Read module constraints... (mem=1928.1M)
[05/03 10:47:31    183s] (I)       Done Read module constraints (cpu=0.000s, mem=1928.1M)
[05/03 10:47:31    183s] (I)       Done Read data from FE (cpu=0.030s, mem=1928.1M)
[05/03 10:47:31    183s] (I)       before initializing RouteDB syMemory usage = 1928.1 MB
[05/03 10:47:31    183s] (I)       congestionReportName   : 
[05/03 10:47:31    183s] (I)       layerRangeFor2DCongestion : 
[05/03 10:47:31    183s] (I)       buildTerm2TermWires    : 1
[05/03 10:47:31    183s] (I)       doTrackAssignment      : 1
[05/03 10:47:31    183s] (I)       dumpBookshelfFiles     : 0
[05/03 10:47:31    183s] (I)       numThreads             : 12
[05/03 10:47:31    183s] (I)       bufferingAwareRouting  : true
[05/03 10:47:31    183s] (I)       honorPin               : false
[05/03 10:47:31    183s] (I)       honorPinGuide          : true
[05/03 10:47:31    183s] (I)       honorPartition         : false
[05/03 10:47:31    183s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:47:31    183s] (I)       [05/03 10:47:31    183s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[05/03 10:47:31    183s] (I)       honorSingleEntry       : true
[05/03 10:47:31    183s] (I)       honorSingleEntryStrong : true
[05/03 10:47:31    183s] (I)       handleViaSpacingRule   : false
[05/03 10:47:31    183s] (I)       handleEolSpacingRule   : false
[05/03 10:47:31    183s] (I)       PDConstraint           : none
[05/03 10:47:31    183s] (I)       expBetterNDRHandling   : false
[05/03 10:47:31    183s] (I)       routingEffortLevel     : 3
[05/03 10:47:31    183s] (I)       effortLevel            : standard
[05/03 10:47:31    183s] (I)       [05/03 10:47:31    183s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[05/03 10:47:31    183s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:47:31    183s] (I)       [05/03 10:47:31    183s] [NR-eGR] minRouteLayer          : 2
[05/03 10:47:31    183s] [NR-eGR] maxRouteLayer          : 7
numRowsPerGCell        : 1
[05/03 10:47:31    183s] (I)       speedUpLargeDesign     : 0
[05/03 10:47:31    183s] (I)       multiThreadingTA       : 1
[05/03 10:47:31    183s] (I)       optimizationMode       : false
[05/03 10:47:31    183s] (I)       routeSecondPG          : false
[05/03 10:47:31    183s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:47:31    183s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:47:31    183s] (I)       punchThroughDistance   : 1649.55
[05/03 10:47:31    183s] (I)       scenicBound            : 1.15
[05/03 10:47:31    183s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:47:31    183s] (I)       source-to-sink ratio   : 0.30
[05/03 10:47:31    183s] (I)       targetCongestionRatioH : 1.00
[05/03 10:47:31    183s] (I)       targetCongestionRatioV : 1.00
[05/03 10:47:31    183s] (I)       layerCongestionRatio   : 0.70
[05/03 10:47:31    183s] (I)       m1CongestionRatio      : 0.10
[05/03 10:47:31    183s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:47:31    183s] (I)       localRouteEffort       : 1.00
[05/03 10:47:31    183s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:47:31    183s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:47:31    183s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:47:31    183s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:47:31    183s] (I)       routeVias              : 
[05/03 10:47:31    183s] (I)       readTROption           : true
[05/03 10:47:31    183s] (I)       extraSpacingFactor     : 1.00
[05/03 10:47:31    183s] (I)       routeSelectedNetsOnly  : false
[05/03 10:47:31    183s] (I)       clkNetUseMaxDemand     : false
[05/03 10:47:31    183s] (I)       extraDemandForClocks   : 0
[05/03 10:47:31    183s] [NR-eGR] numTracksPerClockWire  : 0
[05/03 10:47:31    183s] (I)       steinerRemoveLayers    : false
[05/03 10:47:31    183s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:47:31    183s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:47:31    183s] (I)       similarTopologyRoutingFast : false
[05/03 10:47:31    183s] (I)       spanningTreeRefinement : false
[05/03 10:47:31    183s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:47:31    183s] (I)       starting read tracks
[05/03 10:47:31    183s] (I)       build grid graph
[05/03 10:47:31    183s] (I)       build grid graph start
[05/03 10:47:31    183s] (I)       build grid graph end
[05/03 10:47:31    183s] (I)       merge level 0
[05/03 10:47:31    183s] (I)       numViaLayers=10
[05/03 10:47:31    183s] (I)       [05/03 10:47:31    183s] [NR-eGR] M1 has no routable track
[05/03 10:47:31    183s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:47:31    183s] [NR-eGR] M3 has single uniform track structure
[05/03 10:47:31    183s] [NR-eGR] M4 has single uniform track structure
[05/03 10:47:31    183s] [NR-eGR] M5 has single uniform track structure
[05/03 10:47:31    183s] [NR-eGR] M6 has single uniform track structure
[05/03 10:47:31    183s] [NR-eGR] M7 has single uniform track structure
Reading via VIA12 for layer: 0 
[05/03 10:47:31    183s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:31    183s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:31    183s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:31    183s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:31    183s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:31    183s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:31    183s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:31    183s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:31    183s] (I)       end build via table
[05/03 10:47:31    183s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:47:31    183s] 
[05/03 10:47:31    183s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:47:31    183s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:47:31    183s] (I)       readDataFromPlaceDB
[05/03 10:47:31    183s] (I)       Read net information..
[05/03 10:47:31    183s] (I)       Read testcase time = 0.000 seconds
[05/03 10:47:31    183s] 
[05/03 10:47:31    183s] (I)       read default dcut vias
[05/03 10:47:31    183s] [NR-eGR] Read numTotalNets=6555  numIgnoredNets=0
[05/03 10:47:31    183s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:31    183s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:31    183s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:31    183s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:31    183s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:31    183s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:31    183s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:31    183s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:31    183s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:31    183s] (I)       early_global_route_priority property id does not exist.
[05/03 10:47:31    183s] (I)       build grid graph start
[05/03 10:47:31    183s] (I)       build grid graph end
[05/03 10:47:31    183s] (I)       Model blockage into capacity
[05/03 10:47:31    183s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:47:31    183s] (I)       Modeling time = 0.010 seconds
[05/03 10:47:31    183s] 
[05/03 10:47:31    183s] (I)       Number of ignored nets = 0
[05/03 10:47:31    183s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:47:31    183s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:47:31    183s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:47:31    183s] (I)       Constructing bin map
[05/03 10:47:31    183s] (I)       Initialize bin information with width=8640 height=8640
[05/03 10:47:31    183s] (I)       Done constructing bin map
[05/03 10:47:31    183s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:47:31    183s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1928.1 MB
[05/03 10:47:31    183s] (I)       Ndr track 0 does not exist
[05/03 10:47:31    183s] (I)       Layer1  viaCost=100.00
[05/03 10:47:31    183s] (I)       Layer2  viaCost=100.00
[05/03 10:47:31    183s] (I)       Layer3  viaCost=100.00
[05/03 10:47:31    183s] (I)       Layer4  viaCost=100.00
[05/03 10:47:31    183s] (I)       Layer5  viaCost=100.00
[05/03 10:47:31    183s] (I)       Layer6  viaCost=100.00
[05/03 10:47:31    183s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:47:31    183s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:47:31    183s] (I)       Core area           : (0, 0) - (800064, 596160)
[05/03 10:47:31    183s] (I)       Site width          :   864  (dbu)
[05/03 10:47:31    183s] (I)       Row height          :  4320  (dbu)
[05/03 10:47:31    183s] (I)       GCell width         :  4320  (dbu)
[05/03 10:47:31    183s] (I)       GCell height        :  4320  (dbu)
[05/03 10:47:31    183s] (I)       Grid                :   186   139     7
[05/03 10:47:31    183s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:47:31    183s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 10:47:31    183s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 10:47:31    183s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:47:31    183s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:47:31    183s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:47:31    183s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:47:31    183s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:47:31    183s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/03 10:47:31    183s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:47:31    183s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:47:31    183s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:47:31    183s] (I)       --------------------------------------------------------
[05/03 10:47:31    183s] 
[05/03 10:47:31    183s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:47:31    183s] (I)       Pitch:[05/03 10:47:31    183s] [NR-eGR] ============ Routing rule table ============
[05/03 10:47:31    183s] [NR-eGR] Rule id: 0  Nets: 6555 
  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:47:31    183s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:31    183s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:31    183s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:47:31    183s] [NR-eGR] ========================================
[05/03 10:47:31    183s] [NR-eGR] 
[05/03 10:47:31    183s] (I)       blocked tracks on layer2 : = 17595 / 179676 (9.79%)
[05/03 10:47:31    183s] (I)       blocked tracks on layer3 : = 9730 / 192932 (5.04%)
[05/03 10:47:31    183s] (I)       blocked tracks on layer4 : = 7254 / 145266 (4.99%)
[05/03 10:47:31    183s] (I)       blocked tracks on layer5 : = 7228 / 128575 (5.62%)
[05/03 10:47:31    183s] (I)       blocked tracks on layer6 : = 6696 / 96906 (6.91%)
[05/03 10:47:31    183s] (I)       blocked tracks on layer7 : = 5004 / 96466 (5.19%)
[05/03 10:47:31    183s] (I)       After initializing earlyGlobalRoute syMemory usage = 1928.1 MB
[05/03 10:47:31    183s] (I)       Loading and dumping file time : 0.08 seconds
[05/03 10:47:31    183s] (I)       ============= Initialization =============
[05/03 10:47:31    183s] (I)       totalPins=20679  totalGlobalPin=20514 (99.20%)
[05/03 10:47:31    183s] (I)       total 2D Cap : 786421 = (390410 H, 396011 V)
[05/03 10:47:31    183s] (I)       #blocked areas for congestion spreading : 0
[05/03 10:47:31    183s] (I)       ============  Phase 1a Route ============
[05/03 10:47:31    183s] [NR-eGR] Layer group 1: route 6555 net(s) in layer range [2, 7]
[05/03 10:47:31    183s] (I)       Phase 1a runs 0.02 seconds
[05/03 10:47:31    183s] (I)       Usage: 73817 = (37702 H, 36115 V) = (9.66% H, 9.12% V) = (4.072e+04um H, 3.900e+04um V)
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] (I)       ============  Phase 1b Route ============
[05/03 10:47:31    183s] (I)       Usage: 73817 = (37702 H, 36115 V) = (9.66% H, 9.12% V) = (4.072e+04um H, 3.900e+04um V)
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.972236e+04um
[05/03 10:47:31    183s] (I)       ============  Phase 1c Route ============
[05/03 10:47:31    183s] (I)       Usage: 73817 = (37702 H, 36115 V) = (9.66% H, 9.12% V) = (4.072e+04um H, 3.900e+04um V)
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] (I)       ============  Phase 1d Route ============
[05/03 10:47:31    183s] (I)       Usage: 73817 = (37702 H, 36115 V) = (9.66% H, 9.12% V) = (4.072e+04um H, 3.900e+04um V)
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] (I)       ============  Phase 1e Route ============
[05/03 10:47:31    183s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:47:31    183s] (I)       Usage: 73817 = (37702 H, 36115 V) = (9.66% H, 9.12% V) = (4.072e+04um H, 3.900e+04um V)
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] (I)       ============  Phase 1l Route ============
[05/03 10:47:31    183s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.972236e+04um
[05/03 10:47:31    183s] [NR-eGR] 
[05/03 10:47:31    183s] (I)       Phase 1l runs 0.03 seconds
[05/03 10:47:31    183s] (I)       
[05/03 10:47:31    183s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 10:47:31    183s] [NR-eGR]                        OverCon           OverCon            
[05/03 10:47:31    183s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 10:47:31    183s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 10:47:32    183s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:47:32    183s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:32    183s] [NR-eGR]      M2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 10:47:32    183s] [NR-eGR]      M3  (3)        75( 0.29%)         3( 0.01%)   ( 0.30%) 
[05/03 10:47:32    183s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 10:47:32    183s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:32    183s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:32    183s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:47:32    183s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:47:32    183s] [NR-eGR] Total               80( 0.05%)         3( 0.00%)   ( 0.06%) 
[05/03 10:47:33    183s] [NR-eGR] 
[05/03 10:47:33    183s] (I)       Total Global Routing Runtime: 0.13 seconds
[05/03 10:47:33    183s] (I)       total 2D Cap : 789217 = (393205 H, 396012 V)
[05/03 10:47:33    183s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:47:33    183s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 10:47:33    183s] (I)       ============= track Assignment ============
[05/03 10:47:33    183s] (I)       extract Global 3D Wires
[05/03 10:47:33    183s] (I)       Extract Global WL : time=0.00
[05/03 10:47:33    183s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 10:47:33    183s] (I)       Initialization real time=0.00 seconds
[05/03 10:47:33    183s] (I)       Run Multi-thread track assignment
[05/03 10:47:33    184s] (I)       Kernel real time=0.02 seconds
[05/03 10:47:33    184s] (I)       End Greedy Track Assignment
[05/03 10:47:33    184s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:33    184s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20432
[05/03 10:47:33    184s] [NR-eGR]     M2  (2H) length: 2.580017e+04um, number of vias: 29118
[05/03 10:47:33    184s] [NR-eGR]     M3  (3V) length: 3.258416e+04um, number of vias: 2620
[05/03 10:47:33    184s] [NR-eGR]     M4  (4H) length: 1.410624e+04um, number of vias: 1030
[05/03 10:47:33    184s] [NR-eGR]     M5  (5V) length: 6.168370e+03um, number of vias: 191
[05/03 10:47:33    184s] [NR-eGR]     M6  (6H) length: 2.805984e+03um, number of vias: 71
[05/03 10:47:33    184s] [NR-eGR]     M7  (7V) length: 1.180656e+03um, number of vias: 0
[05/03 10:47:33    184s] [NR-eGR] Total length: 8.264558e+04um, number of vias: 53462
[05/03 10:47:33    184s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:33    184s] [NR-eGR] Total eGR-routed clock nets wire length: 9.802608e+03um 
[05/03 10:47:33    184s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:47:33    184s] [NR-eGR] End Peak syMemory usage = 1926.1 MB
[05/03 10:47:33    184s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.51 seconds
[05/03 10:47:33    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1926.1M
[05/03 10:47:33    184s] Updating RC grid for preRoute extraction ...
[05/03 10:47:33    184s] Initializing multi-corner resistance tables ...
[05/03 10:47:33    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1926.1M
[05/03 10:47:33    184s] Extraction called for design 'clb_tile' of instances=7264 and nets=6784 using extraction engine 'pre_route' .
[05/03 10:47:33    184s] pre_route RC Extraction called for design clb_tile.
[05/03 10:47:33    184s] RC Extraction called in multi-corner(2) mode.
[05/03 10:47:33    184s] RCMode: PreRoute
[05/03 10:47:33    184s]       RC Corner Indexes            0       1   
[05/03 10:47:33    184s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 10:47:33    184s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 10:47:33    184s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 10:47:33    184s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 10:47:33    184s] Shrink Factor                : 1.00000
[05/03 10:47:33    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 10:47:33    184s] Using Quantus QRC technology file ...
[05/03 10:47:33    184s] Updating RC grid for preRoute extraction ...
[05/03 10:47:33    184s] Initializing multi-corner resistance tables ...
[05/03 10:47:33    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1926.070M)
[05/03 10:47:33    184s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.030, REAL:0.008, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.030, REAL:0.009, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.028, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.003, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.037, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.038, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1926.1M
[05/03 10:47:33    184s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1926.1M
[05/03 10:47:33    184s] #################################################################################
[05/03 10:47:33    184s] # Design Stage: PreRoute
[05/03 10:47:33    184s] # Design Name: clb_tile
[05/03 10:47:33    184s] # Design Mode: 7nm
[05/03 10:47:33    184s] # Analysis Mode: MMMC OCV 
[05/03 10:47:33    184s] # Parasitics Mode: No SPEF/RCDB
[05/03 10:47:33    184s] # Signoff Settings: SI Off 
[05/03 10:47:33    184s] #################################################################################
[05/03 10:47:33    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 2066.1M, InitMEM = 2066.1M)
[05/03 10:47:33    185s] Calculate early delays in OCV mode...
[05/03 10:47:33    185s] Calculate late delays in OCV mode...
[05/03 10:47:33    185s] Start delay calculation (fullDC) (12 T). (MEM=2066.1)
[05/03 10:47:33    185s] End AAE Lib Interpolated Model. (MEM=2090.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:47:34    185s] First Iteration Infinite Tw... 
[05/03 10:47:34    188s] Total number of fetched objects 6689
[05/03 10:47:34    188s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:47:34    188s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:47:34    188s] End delay calculation. (MEM=2629.48 CPU=0:00:02.0 REAL=0:00:00.0)
[05/03 10:47:38    188s] End delay calculation (fullDC). (MEM=2576.86 CPU=0:00:03.7 REAL=0:00:05.0)
[05/03 10:47:38    188s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 2576.9M) ***
[05/03 10:47:39    189s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:06.0 totSessionCpu=0:03:09 mem=2066.9M)
[05/03 10:47:39    189s] 
[05/03 10:47:39    189s] ------------------------------------------------------------
[05/03 10:47:39    189s]              Initial Summary                             
[05/03 10:47:39    189s] ------------------------------------------------------------
[05/03 10:47:39    189s] 
[05/03 10:47:39    189s] Setup views included:
[05/03 10:47:39    189s]  PVT_0P63V_100C.setup_view 
[05/03 10:47:39    189s] 
[05/03 10:47:39    189s] +--------------------+---------+
[05/03 10:47:39    189s] |     Setup mode     |   all   |
[05/03 10:47:39    189s] +--------------------+---------+
[05/03 10:47:39    189s] |           WNS (ns):| -0.088  |
[05/03 10:47:39    189s] |           TNS (ns):| -0.485  |
[05/03 10:47:39    189s] |    Violating Paths:|   10    |
[05/03 10:47:39    189s] |          All Paths:|  1859   |
[05/03 10:47:39    189s] +--------------------+---------+
[05/03 10:47:39    189s] 
[05/03 10:47:39    189s] +----------------+-------------------------------+------------------+
[05/03 10:47:39    189s] |                |              Real             |       Total      |
[05/03 10:47:39    189s] |    DRVs        +------------------+------------+------------------|
[05/03 10:47:39    189s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:47:39    189s] +----------------+------------------+------------+------------------+
[05/03 10:47:39    189s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:47:39    189s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:47:39    189s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:47:39    189s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:47:39    189s] +----------------+------------------+------------+------------------+
[05/03 10:47:39    189s] 
[05/03 10:47:39    189s] Density: 50.001%
[05/03 10:47:39    189s] ------------------------------------------------------------
[05/03 10:47:39    189s] **opt_design ... cpu = 0:00:08, real = 0:00:10, mem = 1359.8M, totSessionCpu=0:03:10 **
[05/03 10:47:39    189s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/03 10:47:39    189s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:47:39    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2074.9M
[05/03 10:47:39    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.9M
[05/03 10:47:39    189s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:39    189s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Starting CMU at level 4, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.028, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.029, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2074.9M
[05/03 10:47:39    189s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2074.9M
[05/03 10:47:39    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2074.9MB).
[05/03 10:47:39    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2074.9M
[05/03 10:47:39    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2074.9M
[05/03 10:47:39    189s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:47:39    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2098.9M
[05/03 10:47:39    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.9M
[05/03 10:47:39    189s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:39    189s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Starting CMU at level 4, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.024, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.024, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.002, MEM:2098.9M
[05/03 10:47:39    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2098.9MB).
[05/03 10:47:39    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2098.9M
[05/03 10:47:39    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2098.9M
[05/03 10:47:39    189s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2098.9M
[05/03 10:47:39    189s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2098.9M
[05/03 10:47:39    189s] *** Starting optimizing excluded clock nets MEM= 2098.9M) ***
[05/03 10:47:39    189s] *info: No excluded clock nets to be optimized.
[05/03 10:47:39    189s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2098.9M) ***
[05/03 10:47:39    190s] The useful skew maximum allowed delay is: 0.2
[05/03 10:47:39    190s] Deleting Cell Server ...
[05/03 10:47:39    190s] Deleting Lib Analyzer.
[05/03 10:47:39    190s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:40    190s] Summary for sequential cells identification: 
[05/03 10:47:40    190s]   Identified SBFF number: 68
[05/03 10:47:40    190s]   Identified MBFF number: 0
[05/03 10:47:40    190s]   Identified SB Latch number: 0
[05/03 10:47:40    190s]   Identified MB Latch number: 0
[05/03 10:47:40    190s]   Not identified SBFF number: 0
[05/03 10:47:40    190s]   Not identified MBFF number: 0
[05/03 10:47:40    190s]   Not identified SB Latch number: 0
[05/03 10:47:40    190s]   Not identified MB Latch number: 0
[05/03 10:47:40    190s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:40    190s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:40    190s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:47:40    190s]  Setting StdDelay to 1.00
[05/03 10:47:40    190s] Creating Cell Server, finished. 
[05/03 10:47:40    190s] 
[05/03 10:47:40    190s] Deleting Cell Server ...
[05/03 10:47:40    190s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:47:40    190s] ### Creating LA Mngr. totSessionCpu=0:03:11 mem=2098.9M
[05/03 10:47:40    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:11 mem=2098.9M
[05/03 10:47:40    190s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:40    190s] Summary for sequential cells identification: 
[05/03 10:47:40    190s]   Identified SBFF number: 68
[05/03 10:47:40    190s]   Identified MBFF number: 0
[05/03 10:47:40    190s]   Identified SB Latch number: 0
[05/03 10:47:40    190s]   Identified MB Latch number: 0
[05/03 10:47:40    190s]   Not identified SBFF number: 0
[05/03 10:47:40    190s]   Not identified MBFF number: 0
[05/03 10:47:40    190s]   Not identified SB Latch number: 0
[05/03 10:47:40    190s]   Not identified MB Latch number: 0
[05/03 10:47:40    190s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:40    190s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:40    190s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:47:40    190s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:47:40    190s]  Setting StdDelay to 1.00
[05/03 10:47:40    190s] Creating Cell Server, finished. 
[05/03 10:47:40    190s] 
[05/03 10:47:40    190s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:47:40    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:11 mem=2106.9M
[05/03 10:47:40    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.9M
[05/03 10:47:40    190s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:40    190s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Starting CMU at level 4, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.024, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:2106.9M
[05/03 10:47:40    190s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.002, MEM:2106.9M
[05/03 10:47:40    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2106.9MB).
[05/03 10:47:40    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2106.9M
[05/03 10:47:40    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:11 mem=2106.9M
[05/03 10:47:40    190s] 
[05/03 10:47:40    190s] Footprint cell information for calculating maxBufDist
[05/03 10:47:40    190s] *info: There are 20 candidate Buffer cells
[05/03 10:47:40    190s] *info: There are 20 candidate Inverter cells
[05/03 10:47:40    190s] 
[05/03 10:47:41    191s] 
[05/03 10:47:41    191s] Creating Lib Analyzer ...
[05/03 10:47:41    192s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:47:41    192s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:47:41    192s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:47:41    192s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:47:41    192s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:47:41    192s] 
[05/03 10:47:42    193s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:13 mem=2208.4M
[05/03 10:47:42    193s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:14 mem=2208.4M
[05/03 10:47:42    193s] Creating Lib Analyzer, finished. 
[05/03 10:47:42    193s] 
[05/03 10:47:42    193s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 10:47:43    194s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2515.6M
[05/03 10:47:43    194s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2515.6M
[05/03 10:47:43    194s] 
[05/03 10:47:43    194s] Netlist preparation processing... 
[05/03 10:47:43    194s] Removed 93 instances
[05/03 10:47:43    194s] *info: Marking 0 isolation instances dont touch
[05/03 10:47:43    194s] *info: Marking 0 level shifter instances dont touch
[05/03 10:47:43    194s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2208.4M
[05/03 10:47:43    194s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2208.4M
[05/03 10:47:43    194s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2208.4M
[05/03 10:47:43    194s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2208.4M
[05/03 10:47:43    195s] 
[05/03 10:47:43    195s] Active setup views:
[05/03 10:47:43    195s]  PVT_0P63V_100C.setup_view
[05/03 10:47:43    195s]   Dominating endpoints: 0
[05/03 10:47:43    195s]   Dominating TNS: -0.000
[05/03 10:47:43    195s] 
[05/03 10:47:43    195s] Deleting Cell Server ...
[05/03 10:47:43    195s] Deleting Lib Analyzer.
[05/03 10:47:44    195s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:44    195s] Summary for sequential cells identification: 
[05/03 10:47:44    195s]   Identified SBFF number: 68
[05/03 10:47:44    195s]   Identified MBFF number: 0
[05/03 10:47:44    195s]   Identified SB Latch number: 0
[05/03 10:47:44    195s]   Identified MB Latch number: 0
[05/03 10:47:44    195s]   Not identified SBFF number: 0
[05/03 10:47:44    195s]   Not identified MBFF number: 0
[05/03 10:47:44    195s]   Not identified SB Latch number: 0
[05/03 10:47:44    195s]   Not identified MB Latch number: 0
[05/03 10:47:44    195s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:44    195s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:44    195s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:47:44    195s]  Setting StdDelay to 1.00
[05/03 10:47:44    195s] Creating Cell Server, finished. 
[05/03 10:47:44    195s] 
[05/03 10:47:44    195s] Deleting Cell Server ...
[05/03 10:47:44    195s] Begin: GigaOpt Global Optimization
[05/03 10:47:44    195s] *info: use new DP (enabled)
[05/03 10:47:44    195s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 10:47:44    195s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 10:47:44    195s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:47:44    195s] PhyDesignGrid: maxLocalDensity 1.20
[05/03 10:47:44    195s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2149.9M
[05/03 10:47:44    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:2149.9M
[05/03 10:47:44    195s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:47:44    195s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Starting CMU at level 4, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.025, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.026, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:2149.9M
[05/03 10:47:44    195s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.003, MEM:2149.9M
[05/03 10:47:44    195s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2149.9MB).
[05/03 10:47:44    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2149.9M
[05/03 10:47:44    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2149.9M
[05/03 10:47:44    195s] 
[05/03 10:47:44    195s] Creating Lib Analyzer ...
[05/03 10:47:44    195s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:44    195s] Summary for sequential cells identification: 
[05/03 10:47:44    195s]   Identified SBFF number: 68
[05/03 10:47:44    195s]   Identified MBFF number: 0
[05/03 10:47:44    195s]   Identified SB Latch number: 0
[05/03 10:47:44    195s]   Identified MB Latch number: 0
[05/03 10:47:44    195s]   Not identified SBFF number: 0
[05/03 10:47:44    195s]   Not identified MBFF number: 0
[05/03 10:47:44    195s]   Not identified SB Latch number: 0
[05/03 10:47:44    195s]   Not identified MB Latch number: 0
[05/03 10:47:44    195s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:44    195s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:44    195s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:47:44    195s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:47:44    195s]  Setting StdDelay to 1.00
[05/03 10:47:44    195s] Creating Cell Server, finished. 
[05/03 10:47:44    195s] 
[05/03 10:47:44    195s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:47:44    195s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:47:44    195s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:47:44    195s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:47:44    195s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:47:44    195s] 
[05/03 10:47:45    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:17 mem=2153.9M
[05/03 10:47:46    197s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:18 mem=2153.9M
[05/03 10:47:46    197s] Creating Lib Analyzer, finished. 
[05/03 10:47:46    197s] 
[05/03 10:47:46    197s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 10:47:53    204s] *info: 52 clock nets excluded
[05/03 10:47:53    204s] *info: 2 special nets excluded.
[05/03 10:47:53    204s] *info: 178 no-driver nets excluded.
[05/03 10:47:55    206s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2430.6M
[05/03 10:47:55    206s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2430.6M
[05/03 10:47:55    206s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/03 10:47:55    207s] Info: End MT loop @oiCellDelayCachingJob.
[05/03 10:47:55    207s] ** GigaOpt Global Opt WNS Slack -0.088  TNS Slack -0.485 
[05/03 10:47:55    207s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:47:55    207s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/03 10:47:55    207s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:47:55    207s] |  -0.088|  -0.485|    49.78%|   0:00:00.0| 2462.6M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:56    211s] |  -0.088|  -0.464|    50.00%|   0:00:01.0| 2980.9M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:56    213s] |  -0.064|  -0.285|    50.14%|   0:00:00.0| 2982.9M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:56    214s] |  -0.061|  -0.255|    50.19%|   0:00:00.0| 2995.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:57    216s] |  -0.060|  -0.220|    50.23%|   0:00:01.0| 3001.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:57    218s] |  -0.060|  -0.220|    50.22%|   0:00:00.0| 3004.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:57    219s] |  -0.060|  -0.218|    50.28%|   0:00:00.0| 3006.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:57    219s] |  -0.060|  -0.218|    50.28%|   0:00:00.0| 3006.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:57    220s] |  -0.058|  -0.215|    50.29%|   0:00:00.0| 3006.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    221s] |  -0.058|  -0.215|    50.32%|   0:00:01.0| 3007.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    222s] |  -0.058|  -0.215|    50.40%|   0:00:00.0| 3007.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    222s] |  -0.058|  -0.215|    50.40%|   0:00:00.0| 3007.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    223s] |  -0.059|  -0.214|    50.41%|   0:00:00.0| 3007.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    223s] |  -0.060|  -0.215|    50.42%|   0:00:00.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    223s] |  -0.060|  -0.215|    50.43%|   0:00:00.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    224s] |  -0.059|  -0.213|    50.43%|   0:00:00.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:58    224s] |  -0.058|  -0.213|    50.44%|   0:00:00.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:59    226s] |  -0.058|  -0.213|    50.48%|   0:00:01.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:47:59    226s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.6 real=0:00:04.0 mem=3009.7M) ***
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.6 real=0:00:04.0 mem=3009.7M) ***
[05/03 10:47:59    226s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:47:59    226s] Layer 4 has 109 constrained nets 
[05/03 10:47:59    226s] Layer 6 has 6 constrained nets 
[05/03 10:47:59    226s] **** End NDR-Layer Usage Statistics ****
[05/03 10:47:59    226s] ** GigaOpt Global Opt End WNS Slack -0.058  TNS Slack -0.213 
[05/03 10:47:59    226s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2204.9M
[05/03 10:47:59    226s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2204.9M
[05/03 10:47:59    226s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2204.9M
[05/03 10:47:59    226s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2204.9M
[05/03 10:47:59    226s] Global Opt: restore maxLocalDensity to 0.92
[05/03 10:47:59    226s] Global Opt: restore maxLocalDensity to 0.92
[05/03 10:47:59    226s] End: GigaOpt Global Optimization
[05/03 10:47:59    226s] *** Timing NOT met, worst failing slack is -0.058
[05/03 10:47:59    226s] *** Check timing (0:00:00.0)
[05/03 10:47:59    226s] Deleting Cell Server ...
[05/03 10:47:59    226s] Deleting Lib Analyzer.
[05/03 10:47:59    226s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:59    226s] Summary for sequential cells identification: 
[05/03 10:47:59    226s]   Identified SBFF number: 68
[05/03 10:47:59    226s]   Identified MBFF number: 0
[05/03 10:47:59    226s]   Identified SB Latch number: 0
[05/03 10:47:59    226s]   Identified MB Latch number: 0
[05/03 10:47:59    226s]   Not identified SBFF number: 0
[05/03 10:47:59    226s]   Not identified MBFF number: 0
[05/03 10:47:59    226s]   Not identified SB Latch number: 0
[05/03 10:47:59    226s]   Not identified MB Latch number: 0
[05/03 10:47:59    226s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:59    226s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:59    226s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:47:59    226s]  Setting StdDelay to 1.00
[05/03 10:47:59    226s] Creating Cell Server, finished. 
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] Deleting Cell Server ...
[05/03 10:47:59    226s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:47:59    226s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2199.9M
[05/03 10:47:59    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2199.9M
[05/03 10:47:59    226s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:47:59    226s] Summary for sequential cells identification: 
[05/03 10:47:59    226s]   Identified SBFF number: 68
[05/03 10:47:59    226s]   Identified MBFF number: 0
[05/03 10:47:59    226s]   Identified SB Latch number: 0
[05/03 10:47:59    226s]   Identified MB Latch number: 0
[05/03 10:47:59    226s]   Not identified SBFF number: 0
[05/03 10:47:59    226s]   Not identified MBFF number: 0
[05/03 10:47:59    226s]   Not identified SB Latch number: 0
[05/03 10:47:59    226s]   Not identified MB Latch number: 0
[05/03 10:47:59    226s]   Number of sequential cells which are not FFs: 36
[05/03 10:47:59    226s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:47:59    226s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:47:59    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:47:59    226s]  Setting StdDelay to 1.00
[05/03 10:47:59    226s] Creating Cell Server, finished. 
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.024, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.025, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2199.9M
[05/03 10:47:59    226s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.021, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.022, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.002, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2195.9M
[05/03 10:47:59    226s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2195.9M
[05/03 10:47:59    226s] **INFO: Flow update: Design is easy to close.
[05/03 10:47:59    226s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 10:47:59    226s] Type 'man IMPSP-9025' for more detail.
[05/03 10:47:59    226s] User Input Parameters:
[05/03 10:47:59    226s] - Congestion Driven    : On
[05/03 10:47:59    226s] - Timing Driven        : On
[05/03 10:47:59    226s] - Area-Violation Based : On
[05/03 10:47:59    226s] - Start Rollback Level : -5
[05/03 10:47:59    226s] - Legalized            : On
[05/03 10:47:59    226s] - Window Based         : Off
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] *** Start incrementalPlace ***
[05/03 10:47:59    226s] 
[05/03 10:47:59    226s] no activity file in design. spp won't run.
[05/03 10:47:59    227s] Starting Early Global Route congestion estimation: mem = 2195.9M
[05/03 10:47:59    227s] (I)       Reading DB...
[05/03 10:47:59    227s] (I)       Read data from FE... (mem=2195.9M)
[05/03 10:47:59    227s] (I)       Read nodes and places... (mem=2195.9M)
[05/03 10:47:59    227s] (I)       Done Read nodes and places (cpu=0.010s, mem=2195.9M)
[05/03 10:47:59    227s] (I)       Read nets... (mem=2195.9M)
[05/03 10:47:59    227s] (I)       Done Read nets (cpu=0.030s, mem=2195.9M)
[05/03 10:47:59    227s] (I)       Done Read data from FE (cpu=0.040s, mem=2195.9M)
[05/03 10:47:59    227s] (I)       before initializing RouteDB syMemory usage = 2195.9 MB
[05/03 10:47:59    227s] (I)       congestionReportName   : 
[05/03 10:47:59    227s] (I)       layerRangeFor2DCongestion : 
[05/03 10:47:59    227s] (I)       buildTerm2TermWires    : 1
[05/03 10:47:59    227s] (I)       doTrackAssignment      : 1
[05/03 10:47:59    227s] (I)       dumpBookshelfFiles     : 0
[05/03 10:47:59    227s] (I)       numThreads             : 12
[05/03 10:47:59    227s] (I)       bufferingAwareRouting  : false
[05/03 10:47:59    227s] (I)       honorPin               : false
[05/03 10:47:59    227s] (I)       honorPinGuide          : true
[05/03 10:47:59    227s] (I)       honorPartition         : false
[05/03 10:47:59    227s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:47:59    227s] (I)       allowPartitionCrossover: false
[05/03 10:47:59    227s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:47:59    227s] (I)       honorSingleEntry       : true
[05/03 10:47:59    227s] (I)       honorSingleEntryStrong : true
[05/03 10:47:59    227s] (I)       handleViaSpacingRule   : false
[05/03 10:47:59    227s] (I)       handleEolSpacingRule   : false
[05/03 10:47:59    227s] (I)       PDConstraint           : none
[05/03 10:47:59    227s] (I)       expBetterNDRHandling   : false
[05/03 10:47:59    227s] (I)       routingEffortLevel     : 3
[05/03 10:47:59    227s] (I)       effortLevel            : standard
[05/03 10:47:59    227s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:47:59    227s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:47:59    227s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:47:59    227s] (I)       numRowsPerGCell        : 1
[05/03 10:47:59    227s] (I)       [05/03 10:47:59    227s] [NR-eGR] minRouteLayer          : 2
[05/03 10:47:59    227s] [NR-eGR] maxRouteLayer          : 7
speedUpLargeDesign     : 0
[05/03 10:47:59    227s] (I)       multiThreadingTA       : 1
[05/03 10:47:59    227s] (I)       optimizationMode       : false
[05/03 10:47:59    227s] (I)       routeSecondPG          : false
[05/03 10:47:59    227s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:47:59    227s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:47:59    227s] (I)       punchThroughDistance   : 500.00
[05/03 10:47:59    227s] (I)       scenicBound            : 1.15
[05/03 10:47:59    227s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:47:59    227s] (I)       source-to-sink ratio   : 0.00
[05/03 10:47:59    227s] (I)       targetCongestionRatioH : 1.00
[05/03 10:47:59    227s] (I)       targetCongestionRatioV : 1.00
[05/03 10:47:59    227s] (I)       layerCongestionRatio   : 0.70
[05/03 10:47:59    227s] (I)       m1CongestionRatio      : 0.10
[05/03 10:47:59    227s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:47:59    227s] (I)       localRouteEffort       : 1.00
[05/03 10:47:59    227s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:47:59    227s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:47:59    227s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:47:59    227s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:47:59    227s] (I)       routeVias              : 
[05/03 10:47:59    227s] (I)       readTROption           : true
[05/03 10:47:59    227s] (I)       extraSpacingFactor     : 1.00
[05/03 10:47:59    227s] (I)       routeSelectedNetsOnly  : false
[05/03 10:47:59    227s] (I)       clkNetUseMaxDemand     : false
[05/03 10:47:59    227s] (I)       extraDemandForClocks   : 0
[05/03 10:47:59    227s] (I)       [05/03 10:47:59    227s] [NR-eGR] numTracksPerClockWire  : 0
steinerRemoveLayers    : false
[05/03 10:47:59    227s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:47:59    227s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:47:59    227s] (I)       similarTopologyRoutingFast : false
[05/03 10:47:59    227s] (I)       spanningTreeRefinement : false
[05/03 10:47:59    227s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:47:59    227s] (I)       starting read tracks
[05/03 10:47:59    227s] (I)       build grid graph
[05/03 10:47:59    227s] (I)       build grid graph start
[05/03 10:47:59    227s] (I)       build grid graph end
[05/03 10:47:59    227s] (I)       merge level 0
[05/03 10:47:59    227s] [NR-eGR] M1 has no routable track
[05/03 10:47:59    227s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:47:59    227s] [NR-eGR] M3 has single uniform track structure
[05/03 10:47:59    227s] [NR-eGR] M4 has single uniform track structure
[05/03 10:47:59    227s] [NR-eGR] M5 has single uniform track structure
[05/03 10:47:59    227s] [NR-eGR] M6 has single uniform track structure
[05/03 10:47:59    227s] [NR-eGR] M7 has single uniform track structure
[05/03 10:47:59    227s] (I)       numViaLayers=10
[05/03 10:47:59    227s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:59    227s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:59    227s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:59    227s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:59    227s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:59    227s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:59    227s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:59    227s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:59    227s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:59    227s] (I)       end build via table
[05/03 10:47:59    227s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:47:59    227s] 
[05/03 10:47:59    227s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:47:59    227s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:47:59    227s] (I)       readDataFromPlaceDB
[05/03 10:47:59    227s] (I)       Read net information..
[05/03 10:47:59    227s] (I)       Read testcase time = 0.000 seconds
[05/03 10:47:59    227s] 
[05/03 10:47:59    227s] (I)       read default dcut vias
[05/03 10:47:59    227s] [NR-eGR] Read numTotalNets=6693  numIgnoredNets=0
[05/03 10:47:59    227s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:47:59    227s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:47:59    227s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:47:59    227s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:47:59    227s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:47:59    227s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:47:59    227s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:47:59    227s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:47:59    227s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:47:59    227s] (I)       early_global_route_priority property id does not exist.
[05/03 10:47:59    227s] (I)       build grid graph start
[05/03 10:47:59    227s] (I)       build grid graph end
[05/03 10:47:59    227s] (I)       Model blockage into capacity
[05/03 10:47:59    227s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:47:59    227s] (I)       Modeling time = 0.010 seconds
[05/03 10:47:59    227s] 
[05/03 10:47:59    227s] (I)       Number of ignored nets = 0
[05/03 10:47:59    227s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:47:59    227s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:47:59    227s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:47:59    227s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:47:59    227s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:47:59    227s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2195.9 MB
[05/03 10:47:59    227s] (I)       Ndr track 0 does not exist
[05/03 10:47:59    227s] (I)       Layer1  viaCost=100.00
[05/03 10:47:59    227s] (I)       Layer2  viaCost=100.00
[05/03 10:47:59    227s] (I)       Layer3  viaCost=100.00
[05/03 10:47:59    227s] (I)       Layer4  viaCost=100.00
[05/03 10:47:59    227s] (I)       Layer5  viaCost=100.00
[05/03 10:47:59    227s] (I)       Layer6  viaCost=100.00
[05/03 10:47:59    227s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:47:59    227s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:47:59    227s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:47:59    227s] (I)       Site width          :   864  (dbu)
[05/03 10:47:59    227s] (I)       Row height          :  4320  (dbu)
[05/03 10:47:59    227s] (I)       GCell width         :  4320  (dbu)
[05/03 10:47:59    227s] (I)       GCell height        :  4320  (dbu)
[05/03 10:47:59    227s] (I)       Grid                :   186   139     7
[05/03 10:47:59    227s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:47:59    227s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 10:47:59    227s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 10:47:59    227s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:47:59    227s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:47:59    227s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:47:59    227s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:47:59    227s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:47:59    227s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/03 10:47:59    227s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:47:59    227s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:47:59    227s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:47:59    227s] (I)       --------------------------------------------------------
[05/03 10:47:59    227s] 
[05/03 10:47:59    227s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:47:59    227s] (I)       [05/03 10:47:59    227s] [NR-eGR] ============ Routing rule table ============
[05/03 10:47:59    227s] [NR-eGR] Rule id: 0  Nets: 6692 
Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:47:59    227s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:59    227s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:47:59    227s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:47:59    227s] [NR-eGR] ========================================
[05/03 10:47:59    227s] [NR-eGR] 
[05/03 10:47:59    227s] (I)       blocked tracks on layer2 : = 17595 / 179676 (9.79%)
[05/03 10:47:59    227s] (I)       blocked tracks on layer3 : = 9730 / 192932 (5.04%)
[05/03 10:47:59    227s] (I)       blocked tracks on layer4 : = 7254 / 145266 (4.99%)
[05/03 10:47:59    227s] (I)       blocked tracks on layer5 : = 7228 / 128575 (5.62%)
[05/03 10:47:59    227s] (I)       blocked tracks on layer6 : = 6696 / 96906 (6.91%)
[05/03 10:47:59    227s] (I)       blocked tracks on layer7 : = 5004 / 96466 (5.19%)
[05/03 10:47:59    227s] (I)       After initializing earlyGlobalRoute syMemory usage = 2195.9 MB
[05/03 10:47:59    227s] (I)       Loading and dumping file time : 0.07 seconds
[05/03 10:47:59    227s] (I)       ============= Initialization =============
[05/03 10:47:59    227s] (I)       totalPins=20953  totalGlobalPin=20675 (98.67%)
[05/03 10:47:59    227s] (I)       total 2D Cap : 181688 = (90226 H, 91462 V)
[05/03 10:47:59    227s] (I)       ============  Phase 1a Route ============
[05/03 10:47:59    227s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [6, 7]
[05/03 10:47:59    227s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 846 = (421 H, 425 V) = (0.47% H, 0.46% V) = (4.547e+02um H, 4.590e+02um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1b Route ============
[05/03 10:47:59    227s] (I)       Usage: 846 = (421 H, 425 V) = (0.47% H, 0.46% V) = (4.547e+02um H, 4.590e+02um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.136800e+02um
[05/03 10:47:59    227s] (I)       ============  Phase 1c Route ============
[05/03 10:47:59    227s] (I)       Usage: 846 = (421 H, 425 V) = (0.47% H, 0.46% V) = (4.547e+02um H, 4.590e+02um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1d Route ============
[05/03 10:47:59    227s] (I)       Usage: 846 = (421 H, 425 V) = (0.47% H, 0.46% V) = (4.547e+02um H, 4.590e+02um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1e Route ============
[05/03 10:47:59    227s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 846 = (421 H, 425 V) = (0.47% H, 0.46% V) = (4.547e+02um H, 4.590e+02um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.136800e+02um
[05/03 10:47:59    227s] [NR-eGR] 
[05/03 10:47:59    227s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:47:59    227s] (I)       total 2D Cap : 441068 = (228259 H, 212809 V)
[05/03 10:47:59    227s] (I)       ============  Phase 1a Route ============
[05/03 10:47:59    227s] [NR-eGR] Layer group 2: route 109 net(s) in layer range [4, 7]
[05/03 10:47:59    227s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:47:59    227s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/03 10:47:59    227s] (I)       Usage: 8676 = (4470 H, 4206 V) = (1.96% H, 1.98% V) = (4.828e+03um H, 4.542e+03um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1b Route ============
[05/03 10:47:59    227s] (I)       Phase 1b runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 8676 = (4470 H, 4206 V) = (1.96% H, 1.98% V) = (4.828e+03um H, 4.542e+03um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.456400e+03um
[05/03 10:47:59    227s] (I)       ============  Phase 1c Route ============
[05/03 10:47:59    227s] (I)       Level2 Grid: 38 x 28
[05/03 10:47:59    227s] (I)       Phase 1c runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 8676 = (4470 H, 4206 V) = (1.96% H, 1.98% V) = (4.828e+03um H, 4.542e+03um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1d Route ============
[05/03 10:47:59    227s] (I)       Phase 1d runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 8676 = (4470 H, 4206 V) = (1.96% H, 1.98% V) = (4.828e+03um H, 4.542e+03um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] (I)       ============  Phase 1e Route ============
[05/03 10:47:59    227s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:47:59    227s] (I)       Usage: 8676 = (4470 H, 4206 V) = (1.96% H, 1.98% V) = (4.828e+03um H, 4.542e+03um V)
[05/03 10:47:59    227s] (I)       
[05/03 10:47:59    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.456400e+03um
[05/03 10:47:59    227s] [NR-eGR] 
[05/03 10:47:59    227s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:48:00    227s] (I)       total 2D Cap : 786421 = (390410 H, 396011 V)
[05/03 10:48:00    227s] (I)       [05/03 10:48:00    227s] [NR-eGR] Layer group 3: route 6577 net(s) in layer range [2, 7]
============  Phase 1a Route ============
[05/03 10:48:00    227s] (I)       Phase 1a runs 0.02 seconds
[05/03 10:48:00    227s] (I)       Usage: 73506 = (37153 H, 36353 V) = (9.52% H, 9.18% V) = (4.013e+04um H, 3.926e+04um V)
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] (I)       ============  Phase 1b Route ============
[05/03 10:48:00    227s] (I)       Usage: 73506 = (37153 H, 36353 V) = (9.52% H, 9.18% V) = (4.013e+04um H, 3.926e+04um V)
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 7.001640e+04um
[05/03 10:48:00    227s] (I)       ============  Phase 1c Route ============
[05/03 10:48:00    227s] (I)       Usage: 73506 = (37153 H, 36353 V) = (9.52% H, 9.18% V) = (4.013e+04um H, 3.926e+04um V)
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] (I)       ============  Phase 1d Route ============
[05/03 10:48:00    227s] (I)       Usage: 73506 = (37153 H, 36353 V) = (9.52% H, 9.18% V) = (4.013e+04um H, 3.926e+04um V)
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] (I)       ============  Phase 1e Route ============
[05/03 10:48:00    227s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:00    227s] (I)       Usage: 73506 = (37153 H, 36353 V) = (9.52% H, 9.18% V) = (4.013e+04um H, 3.926e+04um V)
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 7.001640e+04um
[05/03 10:48:00    227s] [NR-eGR] 
[05/03 10:48:00    227s] (I)       Phase 1l runs 0.02 seconds
[05/03 10:48:00    227s] (I)       ============  Phase 1l Route ============
[05/03 10:48:00    227s] (I)       
[05/03 10:48:00    227s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 10:48:00    227s] [NR-eGR]                        OverCon           OverCon            
[05/03 10:48:00    227s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 10:48:00    227s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/03 10:48:00    227s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:48:00    227s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:00    227s] [NR-eGR]      M2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 10:48:00    227s] [NR-eGR]      M3  (3)        76( 0.30%)         2( 0.01%)   ( 0.30%) 
[05/03 10:48:00    227s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:00    227s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:00    227s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:00    227s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:01    227s] [NR-eGR] ---------------------------------------------------------------
[05/03 10:48:01    227s] [NR-eGR] Total               80( 0.05%)         2( 0.00%)   ( 0.05%) 
[05/03 10:48:01    227s] [NR-eGR] 
[05/03 10:48:01    227s] (I)       Total Global Routing Runtime: 0.11 seconds
[05/03 10:48:01    227s] (I)       total 2D Cap : 789215 = (393203 H, 396012 V)
[05/03 10:48:01    227s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:48:01    227s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 10:48:01    227s] Early Global Route congestion estimation runtime: 0.19 seconds, mem = 2195.9M
[05/03 10:48:01    227s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:01    227s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:48:01    227s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:01    227s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:48:01    227s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:01    227s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:48:01    227s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:48:01    227s] 
[05/03 10:48:01    227s] === incrementalPlace Internal Loop 1 ===
[05/03 10:48:01    227s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[05/03 10:48:01    227s] OPERPROF: Starting InitPlacementData at level 1, MEM:2195.8M
[05/03 10:48:01    227s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:48:01    227s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.000, REAL:0.003, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:2195.9M
[05/03 10:48:01    227s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.001, MEM:2195.9M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.010, REAL:0.012, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.037, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Starting post-place ADS at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.000, REAL:0.003, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.000, REAL:0.003, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:2195.8M
[05/03 10:48:01    227s] ADSU 0.505 -> 0.505
[05/03 10:48:01    227s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.027, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.080, REAL:0.080, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:2195.8M
[05/03 10:48:01    227s] MP  (6619): mp=1.125. U=0.505.
[05/03 10:48:01    227s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2195.8M
[05/03 10:48:01    227s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:2195.8M
[05/03 10:48:01    227s] 0 delay mode for cte enabled initNetWt.
[05/03 10:48:01    227s] no activity file in design. spp won't run.
[05/03 10:48:01    227s] [spp] 0
[05/03 10:48:01    227s] [adp] 0:1:0:1
[05/03 10:48:01    227s] 0 delay mode for cte disabled initNetWt.
[05/03 10:48:01    227s] SP #FI/SF FL/PI 0/0 6619/0
[05/03 10:48:01    227s] PP off. flexM 0
[05/03 10:48:01    227s] OPERPROF: Starting CDPad at level 1, MEM:2173.6M
[05/03 10:48:01    227s] 3DP is on.
[05/03 10:48:01    227s] 3DP OF M2 0.002, M4 0.001. Diff 0
[05/03 10:48:01    227s] design sh 0.139.
[05/03 10:48:01    227s] CDPadU 0.722 -> 0.587
[05/03 10:48:01    227s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.209, MEM:2173.6M
[05/03 10:48:01    227s] no activity file in design. spp won't run.
[05/03 10:48:16    290s] Clock Slew Asserted: Yes.
[05/03 10:48:16    290s] 0 delay mode for cte enabled.
[05/03 10:48:16    290s] #################################################################################
[05/03 10:48:16    290s] # Design Stage: PreRoute
[05/03 10:48:16    290s] # Design Name: clb_tile
[05/03 10:48:16    290s] # Design Mode: 7nm
[05/03 10:48:16    290s] # Analysis Mode: MMMC OCV 
[05/03 10:48:16    290s] # Parasitics Mode: No SPEF/RCDB
[05/03 10:48:16    290s] # Signoff Settings: SI Off 
[05/03 10:48:16    290s] #################################################################################
[05/03 10:48:16    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 2376.9M, InitMEM = 2373.9M)
[05/03 10:48:16    291s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2382.9M) ***
[05/03 10:48:17    291s] no activity file in design. spp won't run.
[05/03 10:48:18    296s] SKP inited!
[05/03 10:48:18    296s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:18    296s] no activity file in design. spp won't run.
[05/03 10:48:18    296s] 
[05/03 10:48:18    296s] AB Est...
[05/03 10:48:18    296s] Iteration  4: Skipped, with CDP Off
[05/03 10:48:18    296s] 
[05/03 10:48:18    296s] AB Est...
[05/03 10:48:18    297s] Iteration  5: Skipped, with CDP Off
[05/03 10:48:18    297s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[05/03 10:48:18    297s] No instances found in the vector
[05/03 10:48:18    297s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.0M, DRC: 0)
[05/03 10:48:18    297s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:19    298s] Iteration  6: Total net bbox = 5.581e+04 (3.00e+04 2.58e+04)
[05/03 10:48:19    298s]               Est.  stn bbox = 6.913e+04 (3.78e+04 3.13e+04)
[05/03 10:48:19    298s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2743.0M
[05/03 10:48:19    298s] no activity file in design. spp won't run.
[05/03 10:48:19    298s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:19    298s] no activity file in design. spp won't run.
[05/03 10:48:19    298s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/03 10:48:19    298s] No instances found in the vector
[05/03 10:48:19    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2553.0M, DRC: 0)
[05/03 10:48:19    298s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:20    302s] Iteration  7: Total net bbox = 5.694e+04 (3.03e+04 2.67e+04)
[05/03 10:48:20    302s]               Est.  stn bbox = 7.045e+04 (3.81e+04 3.23e+04)
[05/03 10:48:20    302s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 2746.0M
[05/03 10:48:20    302s] no activity file in design. spp won't run.
[05/03 10:48:20    302s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:20    302s] no activity file in design. spp won't run.
[05/03 10:48:20    302s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/03 10:48:20    302s] No instances found in the vector
[05/03 10:48:20    302s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2556.0M, DRC: 0)
[05/03 10:48:20    302s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:21    306s] Iteration  8: Total net bbox = 5.793e+04 (3.07e+04 2.73e+04)
[05/03 10:48:21    306s]               Est.  stn bbox = 7.148e+04 (3.85e+04 3.30e+04)
[05/03 10:48:21    306s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 2749.0M
[05/03 10:48:21    306s] Starting Early Global Route rough congestion estimation: mem = 2557.0M
[05/03 10:48:21    306s] (I)       Reading DB...
[05/03 10:48:21    306s] (I)       Read data from FE... (mem=2557.0M)
[05/03 10:48:21    306s] (I)       Read nodes and places... (mem=2557.0M)
[05/03 10:48:21    306s] (I)       Done Read nodes and places (cpu=0.010s, mem=2558.1M)
[05/03 10:48:21    306s] (I)       Read nets... (mem=2558.1M)
[05/03 10:48:21    306s] (I)       Done Read nets (cpu=0.030s, mem=2559.1M)
[05/03 10:48:21    306s] (I)       Done Read data from FE (cpu=0.040s, mem=2559.1M)
[05/03 10:48:21    306s] (I)       before initializing RouteDB syMemory usage = 2559.1 MB
[05/03 10:48:21    306s] (I)       congestionReportName   : 
[05/03 10:48:21    306s] (I)       layerRangeFor2DCongestion : 
[05/03 10:48:21    306s] (I)       buildTerm2TermWires    : 1
[05/03 10:48:21    306s] (I)       doTrackAssignment      : 1
[05/03 10:48:21    306s] (I)       dumpBookshelfFiles     : 0
[05/03 10:48:21    306s] (I)       numThreads             : 12
[05/03 10:48:21    306s] (I)       bufferingAwareRouting  : false
[05/03 10:48:21    306s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:48:21    306s] (I)       honorPin               : false
[05/03 10:48:21    306s] (I)       honorPinGuide          : true
[05/03 10:48:21    306s] (I)       honorPartition         : false
[05/03 10:48:21    306s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:48:21    306s] (I)       allowPartitionCrossover: false
[05/03 10:48:21    306s] (I)       honorSingleEntry       : true
[05/03 10:48:21    306s] (I)       honorSingleEntryStrong : true
[05/03 10:48:21    306s] (I)       handleViaSpacingRule   : false
[05/03 10:48:21    306s] (I)       handleEolSpacingRule   : false
[05/03 10:48:21    306s] (I)       PDConstraint           : none
[05/03 10:48:21    306s] (I)       expBetterNDRHandling   : false
[05/03 10:48:21    306s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:48:21    306s] (I)       routingEffortLevel     : 3
[05/03 10:48:21    306s] (I)       effortLevel            : standard
[05/03 10:48:21    306s] [NR-eGR] minRouteLayer          : 2
[05/03 10:48:21    306s] [NR-eGR] maxRouteLayer          : 7
[05/03 10:48:21    306s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:48:21    306s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:48:21    306s] (I)       numRowsPerGCell        : 2
[05/03 10:48:21    306s] (I)       speedUpLargeDesign     : 0
[05/03 10:48:21    306s] (I)       multiThreadingTA       : 1
[05/03 10:48:21    306s] (I)       optimizationMode       : false
[05/03 10:48:21    306s] (I)       routeSecondPG          : false
[05/03 10:48:21    306s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:48:21    306s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:48:21    306s] (I)       punchThroughDistance   : 500.00
[05/03 10:48:21    306s] (I)       scenicBound            : 1.15
[05/03 10:48:21    306s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:48:21    306s] (I)       source-to-sink ratio   : 0.00
[05/03 10:48:21    306s] (I)       targetCongestionRatioH : 1.00
[05/03 10:48:21    306s] (I)       targetCongestionRatioV : 1.00
[05/03 10:48:21    306s] (I)       layerCongestionRatio   : 0.70
[05/03 10:48:21    306s] (I)       m1CongestionRatio      : 0.10
[05/03 10:48:21    306s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:48:21    306s] (I)       localRouteEffort       : 1.00
[05/03 10:48:21    306s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:48:21    306s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:48:21    306s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:48:21    306s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:48:21    306s] (I)       routeVias              : 
[05/03 10:48:21    306s] (I)       readTROption           : true
[05/03 10:48:21    306s] (I)       extraSpacingFactor     : 1.00
[05/03 10:48:21    306s] [NR-eGR] numTracksPerClockWire  : 0
[05/03 10:48:21    306s] (I)       routeSelectedNetsOnly  : false
[05/03 10:48:21    306s] (I)       clkNetUseMaxDemand     : false
[05/03 10:48:21    306s] (I)       extraDemandForClocks   : 0
[05/03 10:48:21    306s] (I)       steinerRemoveLayers    : false
[05/03 10:48:21    306s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:48:21    306s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:48:21    306s] (I)       similarTopologyRoutingFast : false
[05/03 10:48:21    306s] (I)       spanningTreeRefinement : false
[05/03 10:48:21    306s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:48:21    306s] (I)       starting read tracks
[05/03 10:48:21    306s] (I)       build grid graph
[05/03 10:48:21    306s] (I)       build grid graph start
[05/03 10:48:21    306s] [NR-eGR] M1 has no routable track
[05/03 10:48:21    306s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:48:21    306s] [NR-eGR] M3 has single uniform track structure
[05/03 10:48:21    306s] [NR-eGR] M4 has single uniform track structure
[05/03 10:48:21    306s] [NR-eGR] M5 has single uniform track structure
[05/03 10:48:21    306s] [NR-eGR] M6 has single uniform track structure
[05/03 10:48:21    306s] [NR-eGR] M7 has single uniform track structure
[05/03 10:48:21    306s] (I)       build grid graph end
[05/03 10:48:21    306s] (I)       merge level 0
[05/03 10:48:21    306s] (I)       numViaLayers=10
[05/03 10:48:21    306s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:21    306s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:21    306s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:21    306s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:21    306s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:21    306s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:21    306s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:21    306s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:21    306s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:21    306s] (I)       end build via table
[05/03 10:48:21    306s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:48:21    306s] 
[05/03 10:48:21    306s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:48:21    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:48:21    306s] (I)       readDataFromPlaceDB
[05/03 10:48:21    306s] (I)       Read net information..
[05/03 10:48:21    306s] [NR-eGR] Read numTotalNets=6693  numIgnoredNets=0
[05/03 10:48:21    306s] (I)       Read testcase time = 0.000 seconds
[05/03 10:48:21    306s] 
[05/03 10:48:21    306s] (I)       read default dcut vias
[05/03 10:48:21    306s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:21    306s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:21    306s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:21    306s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:21    306s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:21    306s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:21    306s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:21    306s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:21    306s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:21    306s] (I)       early_global_route_priority property id does not exist.
[05/03 10:48:21    306s] (I)       build grid graph start
[05/03 10:48:21    306s] (I)       build grid graph end
[05/03 10:48:21    306s] (I)       Model blockage into capacity
[05/03 10:48:21    306s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:48:21    306s] (I)       Modeling time = 0.010 seconds
[05/03 10:48:21    306s] 
[05/03 10:48:21    306s] (I)       Number of ignored nets = 0
[05/03 10:48:21    306s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:48:21    306s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:48:21    306s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:48:21    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:48:21    306s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:48:21    306s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2560.2 MB
[05/03 10:48:21    306s] (I)       Ndr track 0 does not exist
[05/03 10:48:21    306s] (I)       Layer1  viaCost=100.00
[05/03 10:48:21    306s] (I)       Layer2  viaCost=100.00
[05/03 10:48:21    306s] (I)       Layer3  viaCost=100.00
[05/03 10:48:21    306s] (I)       Layer4  viaCost=100.00
[05/03 10:48:21    306s] (I)       Layer5  viaCost=100.00
[05/03 10:48:21    306s] (I)       Layer6  viaCost=100.00
[05/03 10:48:21    306s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:48:21    306s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:48:21    306s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:48:21    306s] (I)       Site width          :   864  (dbu)
[05/03 10:48:21    306s] (I)       Row height          :  4320  (dbu)
[05/03 10:48:21    306s] (I)       GCell width         :  8640  (dbu)
[05/03 10:48:21    306s] (I)       GCell height        :  8640  (dbu)
[05/03 10:48:21    306s] (I)       Grid                :    93    70     7
[05/03 10:48:21    306s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:48:21    306s] (I)       Vertical capacity   :     0     0  8640     0  8640     0  8640
[05/03 10:48:21    306s] (I)       Horizontal capacity :     0  8640     0  8640     0  8640     0
[05/03 10:48:21    306s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:48:21    306s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:48:21    306s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:48:21    306s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:48:21    306s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:48:21    306s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  7.50  7.50
[05/03 10:48:21    306s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:48:21    306s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:48:21    306s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:48:21    306s] (I)       --------------------------------------------------------
[05/03 10:48:21    306s] 
[05/03 10:48:21    306s] [NR-eGR] ============ Routing rule table ============
[05/03 10:48:21    306s] [NR-eGR] Rule id: 0  Nets: 6693 
[05/03 10:48:21    306s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:48:21    306s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:48:21    306s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:21    306s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:21    306s] [NR-eGR] ========================================
[05/03 10:48:21    306s] [NR-eGR] 
[05/03 10:48:21    306s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer2 : = 14529 / 89838 (16.17%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer3 : = 4900 / 97160 (5.04%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer4 : = 3627 / 72633 (4.99%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer5 : = 3640 / 64750 (5.62%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer6 : = 3348 / 48453 (6.91%)
[05/03 10:48:21    306s] (I)       blocked tracks on layer7 : = 2520 / 48580 (5.19%)
[05/03 10:48:21    306s] (I)       After initializing earlyGlobalRoute syMemory usage = 2560.2 MB
[05/03 10:48:21    306s] (I)       Loading and dumping file time : 0.07 seconds
[05/03 10:48:21    306s] (I)       ============= Initialization =============
[05/03 10:48:21    306s] (I)       numLocalWires=6769  numGlobalNetBranches=1620  numLocalNetBranches=1765
[05/03 10:48:21    306s] (I)       totalPins=20955  totalGlobalPin=15852 (75.65%)
[05/03 10:48:21    306s] (I)       total 2D Cap : 391103 = (191607 H, 199496 V)
[05/03 10:48:21    306s] (I)       ============  Phase 1a Route ============
[05/03 10:48:21    306s] (I)       Phase 1a runs 0.01 seconds
[05/03 10:48:21    306s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/03 10:48:21    306s] (I)       Usage: 34210 = (18366 H, 15844 V) = (9.59% H, 7.94% V) = (3.967e+04um H, 3.422e+04um V)
[05/03 10:48:21    306s] (I)       
[05/03 10:48:21    306s] (I)       ============  Phase 1b Route ============
[05/03 10:48:21    306s] (I)       Usage: 34210 = (18366 H, 15844 V) = (9.59% H, 7.94% V) = (3.967e+04um H, 3.422e+04um V)
[05/03 10:48:21    306s] (I)       
[05/03 10:48:21    306s] (I)       earlyGlobalRoute overflow: 0.03% H + 0.00% V
[05/03 10:48:21    306s] 
[05/03 10:48:21    306s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/03 10:48:21    306s] Finished Early Global Route rough congestion estimation: mem = 2560.2M
[05/03 10:48:21    306s] earlyGlobalRoute rough estimation gcell size 2 row height
[05/03 10:48:21    306s] OPERPROF: Starting CDPad at level 1, MEM:2560.2M
[05/03 10:48:21    306s] CDPadU 0.614 -> 0.590
[05/03 10:48:21    306s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.079, MEM:2560.2M
[05/03 10:48:21    306s] no activity file in design. spp won't run.
[05/03 10:48:21    306s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:21    306s] no activity file in design. spp won't run.
[05/03 10:48:21    306s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/03 10:48:21    306s] No instances found in the vector
[05/03 10:48:21    306s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2561.2M, DRC: 0)
[05/03 10:48:21    306s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:21    307s] no activity file in design. spp won't run.
[05/03 10:48:21    307s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:21    307s] no activity file in design. spp won't run.
[05/03 10:48:21    307s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/03 10:48:21    307s] No instances found in the vector
[05/03 10:48:21    307s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2563.2M, DRC: 0)
[05/03 10:48:21    307s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:22    310s] Iteration  9: Total net bbox = 6.156e+04 (3.28e+04 2.88e+04)
[05/03 10:48:22    310s]               Est.  stn bbox = 7.527e+04 (4.07e+04 3.46e+04)
[05/03 10:48:22    310s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 2755.2M
[05/03 10:48:22    310s] no activity file in design. spp won't run.
[05/03 10:48:22    310s] NP #FI/FS/SF FL/PI: 690/0/0 6619/0
[05/03 10:48:22    310s] no activity file in design. spp won't run.
[05/03 10:48:22    310s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/03 10:48:22    310s] No instances found in the vector
[05/03 10:48:22    310s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2565.2M, DRC: 0)
[05/03 10:48:22    310s] 0 (out of 0) MH cells were successfully legalized.
[05/03 10:48:23    312s] Iteration 10: Total net bbox = 6.438e+04 (3.45e+04 2.99e+04)
[05/03 10:48:23    312s]               Est.  stn bbox = 7.816e+04 (4.25e+04 3.57e+04)
[05/03 10:48:23    312s]               cpu = 0:00:02.1 real = 0:00:01.0 mem = 2758.2M
[05/03 10:48:23    312s] no activity file in design. spp won't run.
[05/03 10:48:23    312s] 0 delay mode for cte disabled.
[05/03 10:48:23    312s] *** Free Virtual Timing Model ...(mem=2454.1M)
[05/03 10:48:23    313s] SKP cleared!
[05/03 10:48:23    313s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] CongRepair sets shifter mode to gplace
[05/03 10:48:23    313s] 
[05/03 10:48:23    313s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2161.9M
[05/03 10:48:23    313s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:48:23    313s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:2161.9M
[05/03 10:48:23    313s] Core basic site is coreSite
[05/03 10:48:23    313s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:2161.9M
[05/03 10:48:23    313s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:48:23    313s] SiteArray: use 511,152 bytes
[05/03 10:48:23    313s] SiteArray: current memory after site array memory allocatiion 2161.9M
[05/03 10:48:23    313s] SiteArray: FP blocked sites are writable
[05/03 10:48:23    313s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.000, REAL:0.003, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.010, REAL:0.005, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:2161.9M
[05/03 10:48:23    313s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:48:23    313s] Mark StBox On SiteArr starts
[05/03 10:48:23    313s] Mark StBox On SiteArr ends
[05/03 10:48:23    313s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.030, REAL:0.009, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.030, REAL:0.009, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.060, REAL:0.036, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.010, REAL:0.003, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Starting CMU at level 6, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:           Finished CMU at level 6, CPU:0.000, REAL:0.004, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.070, REAL:0.050, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.070, REAL:0.050, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.010, REAL:0.002, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.010, REAL:0.003, MEM:2161.9M
[05/03 10:48:23    313s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2161.9MB).
[05/03 10:48:23    313s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.077, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.077, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:   Starting RefinePlace at level 2, MEM:2161.9M
[05/03 10:48:23    313s] *** Starting place_detail (0:05:14 mem=2161.9M) ***
[05/03 10:48:23    313s] Total net bbox length = 6.832e+04 (3.807e+04 3.025e+04) (ext = 9.649e+03)
[05/03 10:48:23    313s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 10:48:23    313s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:23    313s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/03 10:48:23    313s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2161.9M
[05/03 10:48:23    313s] Starting refinePlace ...
[05/03 10:48:23    313s]   Spread Effort: high, pre-route mode, useDDP on.
[05/03 10:48:23    313s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2161.9MB) @(0:05:14 - 0:05:14).
[05/03 10:48:23    313s] Move report: preRPlace moves 6619 insts, mean move: 0.39 um, max move: 3.00 um
[05/03 10:48:23    313s] 	Max move on inst (blkinst/cluster0/cfg_d_reg[62]): (157.34, 45.68) --> (154.66, 45.36)
[05/03 10:48:23    313s] 	Length: 25 sites, height: 1 rows, site name: coreSite, cell type: DFFHQx4_ASAP7_75t_SL
[05/03 10:48:23    313s] 	Violation at original loc: Placement Blockage Violation
[05/03 10:48:23    313s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 10:48:23    313s] tweakage running in 12 threads.
[05/03 10:48:23    313s] Placement tweakage begins.
[05/03 10:48:23    313s] wire length = 8.295e+04
[05/03 10:48:24    314s] wire length = 7.806e+04
[05/03 10:48:24    314s] Placement tweakage ends.
[05/03 10:48:24    314s] Move report: tweak moves 908 insts, mean move: 1.80 um, max move: 17.28 um
[05/03 10:48:24    314s] 	Max move on inst (tie_0_cell5): (98.93, 77.76) --> (81.65, 77.76)
[05/03 10:48:24    314s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2161.9MB) @(0:05:14 - 0:05:15).
[05/03 10:48:24    314s] 
[05/03 10:48:24    314s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:48:24    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:24    315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2161.9MB) @(0:05:15 - 0:05:15).
[05/03 10:48:24    315s] Move report: Detail placement moves 6619 insts, mean move: 0.62 um, max move: 17.43 um
[05/03 10:48:24    315s] 	Max move on inst (tie_0_cell5): (98.93, 77.91) --> (81.65, 77.76)
[05/03 10:48:24    315s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2161.9MB
[05/03 10:48:24    315s] Statistics of distance of Instance movement in refine placement:
[05/03 10:48:24    315s]   maximum (X+Y) =        17.43 um
[05/03 10:48:24    315s]   inst (tie_0_cell5) with max move: (98.9343, 77.9057) -> (81.648, 77.76)
[05/03 10:48:24    315s]   mean    (X+Y) =         0.62 um
[05/03 10:48:24    315s] Summary Report:
[05/03 10:48:24    315s] Instances move: 6619 (out of 6619 movable)
[05/03 10:48:24    315s] Instances flipped: 0
[05/03 10:48:24    315s] Mean displacement: 0.62 um
[05/03 10:48:24    315s] Max displacement: 17.43 um (Instance: tie_0_cell5) (98.9343, 77.9057) -> ([05/03 10:48:24    315s] Total instances moved : 6619
81.648, 77.76)
[05/03 10:48:24    315s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: TIELOx1_ASAP7_75t_SL
[05/03 10:48:24    315s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.340, REAL:0.713, MEM:2161.9M
[05/03 10:48:24    315s] Total net bbox length = 6.353e+04 (3.316e+04 3.037e+04) (ext = 9.633e+03)
[05/03 10:48:24    315s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2161.9MB
[05/03 10:48:24    315s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2161.9MB) @(0:05:14 - 0:05:15).
[05/03 10:48:24    315s] *** Finished place_detail (0:05:15 mem=2161.9M) ***
[05/03 10:48:24    315s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.370, REAL:0.742, MEM:2161.9M
[05/03 10:48:24    315s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2161.9M
[05/03 10:48:24    315s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/03 10:48:24    315s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2161.9M
[05/03 10:48:24    315s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/03 10:48:24    315s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.500, REAL:0.831, MEM:2161.9M
[05/03 10:48:24    315s] Starting Early Global Route congestion estimation: mem = 2161.9M
[05/03 10:48:24    315s] (I)       Reading DB...
[05/03 10:48:24    315s] (I)       Read data from FE... (mem=2161.9M)
[05/03 10:48:24    315s] (I)       Read nodes and places... (mem=2161.9M)
[05/03 10:48:24    315s] (I)       Done Read nodes and places (cpu=0.010s, mem=2161.9M)
[05/03 10:48:24    315s] (I)       Read nets... (mem=2161.9M)
[05/03 10:48:24    315s] (I)       Done Read nets (cpu=0.020s, mem=2161.9M)
[05/03 10:48:24    315s] (I)       Done Read data from FE (cpu=0.030s, mem=2161.9M)
[05/03 10:48:24    315s] (I)       before initializing RouteDB syMemory usage = 2161.9 MB
[05/03 10:48:24    315s] (I)       congestionReportName   : 
[05/03 10:48:24    315s] (I)       layerRangeFor2DCongestion : 
[05/03 10:48:24    315s] (I)       buildTerm2TermWires    : 1
[05/03 10:48:24    315s] (I)       doTrackAssignment      : 1
[05/03 10:48:24    315s] (I)       dumpBookshelfFiles     : 0
[05/03 10:48:24    315s] (I)       numThreads             : 12
[05/03 10:48:24    315s] (I)       bufferingAwareRouting  : false
[05/03 10:48:24    315s] (I)       honorPin               : false
[05/03 10:48:24    315s] (I)       honorPinGuide          : true
[05/03 10:48:24    315s] (I)       honorPartition         : false
[05/03 10:48:24    315s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:48:24    315s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:48:24    315s] (I)       allowPartitionCrossover: false
[05/03 10:48:24    315s] (I)       honorSingleEntry       : true
[05/03 10:48:24    315s] (I)       honorSingleEntryStrong : true
[05/03 10:48:24    315s] (I)       handleViaSpacingRule   : false
[05/03 10:48:24    315s] (I)       handleEolSpacingRule   : false
[05/03 10:48:24    315s] (I)       PDConstraint           : none
[05/03 10:48:24    315s] (I)       expBetterNDRHandling   : false
[05/03 10:48:24    315s] (I)       routingEffortLevel     : 3
[05/03 10:48:24    315s] (I)       effortLevel            : standard
[05/03 10:48:24    315s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:48:24    315s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:48:24    315s] [NR-eGR] minRouteLayer          : 2
[05/03 10:48:24    315s] [NR-eGR] maxRouteLayer          : 7
[05/03 10:48:24    315s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:48:24    315s] (I)       numRowsPerGCell        : 1
[05/03 10:48:24    315s] (I)       speedUpLargeDesign     : 0
[05/03 10:48:24    315s] (I)       multiThreadingTA       : 1
[05/03 10:48:24    315s] (I)       optimizationMode       : false
[05/03 10:48:24    315s] (I)       routeSecondPG          : false
[05/03 10:48:24    315s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:48:24    315s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:48:24    315s] (I)       punchThroughDistance   : 500.00
[05/03 10:48:24    315s] (I)       scenicBound            : 1.15
[05/03 10:48:24    315s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:48:24    315s] (I)       source-to-sink ratio   : 0.00
[05/03 10:48:24    315s] (I)       targetCongestionRatioH : 1.00
[05/03 10:48:24    315s] (I)       targetCongestionRatioV : 1.00
[05/03 10:48:24    315s] (I)       layerCongestionRatio   : 0.70
[05/03 10:48:24    315s] (I)       m1CongestionRatio      : 0.10
[05/03 10:48:24    315s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:48:24    315s] (I)       localRouteEffort       : 1.00
[05/03 10:48:24    315s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:48:24    315s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:48:24    315s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:48:24    315s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:48:24    315s] (I)       routeVias              : 
[05/03 10:48:24    315s] (I)       readTROption           : true
[05/03 10:48:24    315s] (I)       extraSpacingFactor     : 1.00
[05/03 10:48:24    315s] (I)       routeSelectedNetsOnly  : false
[05/03 10:48:24    315s] (I)       clkNetUseMaxDemand     : false
[05/03 10:48:24    315s] (I)       extraDemandForClocks   : 0
[05/03 10:48:24    315s] (I)       steinerRemoveLayers    : false
[05/03 10:48:24    315s] [NR-eGR] numTracksPerClockWire  : 0
[05/03 10:48:24    315s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:48:24    315s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:48:24    315s] (I)       similarTopologyRoutingFast : false
[05/03 10:48:24    315s] (I)       spanningTreeRefinement : false
[05/03 10:48:24    315s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:48:24    315s] (I)       starting read tracks
[05/03 10:48:24    315s] (I)       build grid graph
[05/03 10:48:24    315s] (I)       build grid graph start
[05/03 10:48:24    315s] (I)       build grid graph end
[05/03 10:48:24    315s] (I)       merge level 0
[05/03 10:48:24    315s] (I)       [05/03 10:48:24    315s] [NR-eGR] M1 has no routable track
[05/03 10:48:24    315s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:48:24    315s] [NR-eGR] M3 has single uniform track structure
[05/03 10:48:24    315s] [NR-eGR] M4 has single uniform track structure
[05/03 10:48:24    315s] [NR-eGR] M5 has single uniform track structure
[05/03 10:48:24    315s] [NR-eGR] M6 has single uniform track structure
[05/03 10:48:24    315s] [NR-eGR] M7 has single uniform track structure
numViaLayers=10
[05/03 10:48:24    315s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:24    315s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:24    315s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:24    315s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:24    315s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:24    315s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:24    315s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:24    315s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:24    315s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:24    315s] (I)       end build via table
[05/03 10:48:24    315s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:48:24    315s] 
[05/03 10:48:24    315s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:48:24    315s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:48:24    315s] (I)       readDataFromPlaceDB
[05/03 10:48:24    315s] (I)       Read net information..
[05/03 10:48:24    315s] (I)       Read testcase time = 0.000 seconds
[05/03 10:48:24    315s] 
[05/03 10:48:24    315s] (I)       read default dcut vias
[05/03 10:48:24    315s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:24    315s] [NR-eGR] Read numTotalNets=6693  numIgnoredNets=0
[05/03 10:48:24    315s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:24    315s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:24    315s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:24    315s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:24    315s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:24    315s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:24    315s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:24    315s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:24    315s] (I)       early_global_route_priority property id does not exist.
[05/03 10:48:24    315s] (I)       build grid graph start
[05/03 10:48:24    315s] (I)       build grid graph end
[05/03 10:48:24    315s] (I)       Model blockage into capacity
[05/03 10:48:24    315s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:48:24    315s] (I)       Modeling time = 0.020 seconds
[05/03 10:48:24    315s] 
[05/03 10:48:24    315s] (I)       Number of ignored nets = 0
[05/03 10:48:24    315s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:48:24    315s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:48:24    315s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:48:24    315s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:48:24    315s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:48:24    315s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2161.9 MB
[05/03 10:48:24    315s] (I)       Ndr track 0 does not exist
[05/03 10:48:24    315s] (I)       Layer1  viaCost=100.00
[05/03 10:48:24    315s] (I)       Layer2  viaCost=100.00
[05/03 10:48:24    315s] (I)       Layer3  viaCost=100.00
[05/03 10:48:24    315s] (I)       Layer4  viaCost=100.00
[05/03 10:48:24    315s] (I)       Layer5  viaCost=100.00
[05/03 10:48:24    315s] (I)       Layer6  viaCost=100.00
[05/03 10:48:24    315s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:48:24    315s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:48:24    315s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:48:24    315s] (I)       Site width          :   864  (dbu)
[05/03 10:48:24    315s] (I)       Row height          :  4320  (dbu)
[05/03 10:48:24    315s] (I)       GCell width         :  4320  (dbu)
[05/03 10:48:24    315s] (I)       GCell height        :  4320  (dbu)
[05/03 10:48:24    315s] (I)       Grid                :   186   139     7
[05/03 10:48:24    315s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:48:24    315s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 10:48:24    315s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 10:48:24    315s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:48:24    315s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:48:24    315s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:48:24    315s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:48:24    315s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:48:24    315s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/03 10:48:24    315s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:48:24    315s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:48:24    315s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:48:24    315s] (I)       --------------------------------------------------------
[05/03 10:48:24    315s] 
[05/03 10:48:24    315s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:48:24    315s] (I)       Pitch:  L1=576  L2=576  L3=576[05/03 10:48:24    315s] [NR-eGR] ============ Routing rule table ============
[05/03 10:48:24    315s] [NR-eGR] Rule id: 0  Nets: 6693 
  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:48:24    315s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:24    315s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:24    315s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:48:24    315s] (I)       blocked tracks on layer2 : = 17665 / 179676 (9.83%)
[05/03 10:48:24    315s] (I)       [05/03 10:48:24    315s] [NR-eGR] ========================================
[05/03 10:48:24    315s] [NR-eGR] 
blocked tracks on layer3 : = 9730 / 192932 (5.04%)
[05/03 10:48:24    315s] (I)       blocked tracks on layer4 : = 7254 / 145266 (4.99%)
[05/03 10:48:24    315s] (I)       blocked tracks on layer5 : = 7228 / 128575 (5.62%)
[05/03 10:48:24    315s] (I)       blocked tracks on layer6 : = 6696 / 96906 (6.91%)
[05/03 10:48:24    315s] (I)       blocked tracks on layer7 : = 5004 / 96466 (5.19%)
[05/03 10:48:24    315s] (I)       After initializing earlyGlobalRoute syMemory usage = 2161.9 MB
[05/03 10:48:24    315s] (I)       Loading and dumping file time : 0.07 seconds
[05/03 10:48:24    315s] (I)       ============= Initialization =============
[05/03 10:48:24    315s] (I)       totalPins=20955  totalGlobalPin=20719 (98.87%)
[05/03 10:48:24    315s] (I)       total 2D Cap : 181688 = (90226 H, 91462 V)
[05/03 10:48:24    315s] (I)       ============  Phase 1a Route ============
[05/03 10:48:24    315s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [6, 7]
[05/03 10:48:24    315s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 911 = (437 H, 474 V) = (0.48% H, 0.52% V) = (4.720e+02um H, 5.119e+02um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1b Route ============
[05/03 10:48:24    315s] (I)       Usage: 911 = (437 H, 474 V) = (0.48% H, 0.52% V) = (4.720e+02um H, 5.119e+02um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.838800e+02um
[05/03 10:48:24    315s] (I)       ============  Phase 1c Route ============
[05/03 10:48:24    315s] (I)       Usage: 911 = (437 H, 474 V) = (0.48% H, 0.52% V) = (4.720e+02um H, 5.119e+02um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1d Route ============
[05/03 10:48:24    315s] (I)       Usage: 911 = (437 H, 474 V) = (0.48% H, 0.52% V) = (4.720e+02um H, 5.119e+02um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1e Route ============
[05/03 10:48:24    315s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 911 = (437 H, 474 V) = (0.48% H, 0.52% V) = (4.720e+02um H, 5.119e+02um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.838800e+02um
[05/03 10:48:24    315s] [NR-eGR] 
[05/03 10:48:24    315s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:48:24    315s] (I)       total 2D Cap : 441068 = (228259 H, 212809 V)
[05/03 10:48:24    315s] (I)       ============  Phase 1a Route ============
[05/03 10:48:24    315s] [NR-eGR] Layer group 2: route 109 net(s) in layer range [4, 7]
[05/03 10:48:24    315s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:48:24    315s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/03 10:48:24    315s] (I)       Usage: 8693 = (4355 H, 4338 V) = (1.91% H, 2.04% V) = (4.703e+03um H, 4.685e+03um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1b Route ============
[05/03 10:48:24    315s] (I)       Phase 1b runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 8694 = (4355 H, 4339 V) = (1.91% H, 2.04% V) = (4.703e+03um H, 4.686e+03um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 8.405640e+03um
[05/03 10:48:24    315s] (I)       ============  Phase 1c Route ============
[05/03 10:48:24    315s] (I)       Level2 Grid: 38 x 28
[05/03 10:48:24    315s] (I)       Phase 1c runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 8694 = (4355 H, 4339 V) = (1.91% H, 2.04% V) = (4.703e+03um H, 4.686e+03um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1d Route ============
[05/03 10:48:24    315s] (I)       Phase 1d runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 8697 = (4356 H, 4341 V) = (1.91% H, 2.04% V) = (4.704e+03um H, 4.688e+03um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1e Route ============
[05/03 10:48:24    315s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 8697 = (4356 H, 4341 V) = (1.91% H, 2.04% V) = (4.704e+03um H, 4.688e+03um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.408880e+03um
[05/03 10:48:24    315s] [NR-eGR] 
[05/03 10:48:24    315s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:48:24    315s] (I)       total 2D Cap : 786354 = (390343 H, 396011 V)
[05/03 10:48:24    315s] (I)       ============  Phase 1a Route ============
[05/03 10:48:24    315s] [NR-eGR] Layer group 3: route 6578 net(s) in layer range [2, 7]
[05/03 10:48:24    315s] (I)       Phase 1a runs 0.02 seconds
[05/03 10:48:24    315s] (I)       Usage: 69853 = (35124 H, 34729 V) = (9.00% H, 8.77% V) = (3.793e+04um H, 3.751e+04um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1b Route ============
[05/03 10:48:24    315s] (I)       Usage: 69853 = (35124 H, 34729 V) = (9.00% H, 8.77% V) = (3.793e+04um H, 3.751e+04um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.604848e+04um
[05/03 10:48:24    315s] (I)       ============  Phase 1c Route ============
[05/03 10:48:24    315s] (I)       Usage: 69853 = (35124 H, 34729 V) = (9.00% H, 8.77% V) = (3.793e+04um H, 3.751e+04um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1d Route ============
[05/03 10:48:24    315s] (I)       Usage: 69853 = (35124 H, 34729 V) = (9.00% H, 8.77% V) = (3.793e+04um H, 3.751e+04um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] (I)       ============  Phase 1e Route ============
[05/03 10:48:24    315s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:24    315s] (I)       Usage: 69853 = (35124 H, 34729 V) = (9.00% H, 8.77% V) = (3.793e+04um H, 3.751e+04um V)
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.604848e+04um
[05/03 10:48:24    315s] [NR-eGR] 
[05/03 10:48:24    315s] (I)       Phase 1l runs 0.02 seconds
[05/03 10:48:24    315s] (I)       ============  Phase 1l Route ============
[05/03 10:48:24    315s] (I)       
[05/03 10:48:24    315s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 10:48:24    315s] [NR-eGR]                        OverCon            
[05/03 10:48:24    315s] [NR-eGR]                         #Gcell     %Gcell
[05/03 10:48:24    315s] [NR-eGR]       Layer                (2)    OverCon 
[05/03 10:48:25    315s] [NR-eGR] ----------------------------------------------
[05/03 10:48:25    315s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:25    315s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:25    315s] [NR-eGR]      M3  (3)        73( 0.28%)   ( 0.28%) 
[05/03 10:48:25    315s] [NR-eGR]      M4  (4)         3( 0.01%)   ( 0.01%) 
[05/03 10:48:25    315s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:25    315s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:25    315s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:25    315s] [NR-eGR] ----------------------------------------------
[05/03 10:48:25    315s] [NR-eGR] Total               76( 0.05%)   ( 0.05%) 
[05/03 10:48:25    315s] [NR-eGR] 
[05/03 10:48:25    315s] (I)       Total Global Routing Runtime: 0.09 seconds
[05/03 10:48:25    315s] (I)       total 2D Cap : 789091 = (393079 H, 396012 V)
[05/03 10:48:25    315s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:48:25    315s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 10:48:25    315s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2161.9M
[05/03 10:48:25    315s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:25    315s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:48:25    315s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:25    315s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:48:25    315s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:25    315s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:48:25    315s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:48:25    315s] 
[05/03 10:48:25    315s] === incrementalPlace Internal Loop 2 ===
[05/03 10:48:25    315s] Starting Early Global Route wiring: mem = 2161.9M
[05/03 10:48:25    315s] (I)       ============= track Assignment ============
[05/03 10:48:25    315s] (I)       extract Global 3D Wires
[05/03 10:48:25    315s] (I)       Extract Global WL : time=0.01
[05/03 10:48:25    315s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 10:48:25    315s] (I)       Initialization real time=0.00 seconds
[05/03 10:48:25    315s] (I)       Run Multi-thread track assignment
[05/03 10:48:25    315s] (I)       Kernel real time=0.02 seconds
[05/03 10:48:25    315s] (I)       End Greedy Track Assignment
[05/03 10:48:25    315s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:48:25    315s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20708
[05/03 10:48:25    315s] [NR-eGR]     M2  (2H) length: 2.298827e+04um, number of vias: 28863
[05/03 10:48:25    315s] [NR-eGR]     M3  (3V) length: 2.842309e+04um, number of vias: 3019
[05/03 10:48:25    315s] [NR-eGR]     M4  (4H) length: 1.326153e+04um, number of vias: 1870
[05/03 10:48:25    315s] [NR-eGR]     M5  (5V) length: 8.211972e+03um, number of vias: 382
[05/03 10:48:25    315s] [NR-eGR]     M6  (6H) length: 3.726792e+03um, number of vias: 215
[05/03 10:48:25    315s] [NR-eGR]     M7  (7V) length: 1.866408e+03um, number of vias: 0
[05/03 10:48:25    315s] [NR-eGR] Total length: 7.847807e+04um, number of vias: 55057
[05/03 10:48:25    315s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:48:25    315s] [NR-eGR] Total eGR-routed clock nets wire length: 9.105420e+03um 
[05/03 10:48:25    315s] [NR-eGR] --------------------------------------------------------------------------
[05/03 10:48:25    315s] Early Global Route wiring runtime: 0.28 seconds, mem = 2161.9M
[05/03 10:48:25    315s] 
[05/03 10:48:25    315s] *** Finished incrementalPlace (cpu=0:01:29, real=0:00:26.0)***
[05/03 10:48:26    315s] Start to check current routing status for nets...
[05/03 10:48:26    315s] All nets are already routed correctly.
[05/03 10:48:26    315s] End to check current routing status for nets (mem=2161.9M)
[05/03 10:48:26    315s] Extraction called for design 'clb_tile' of instances=7309 and nets=6922 using extraction engine 'pre_route' .
[05/03 10:48:26    315s] pre_route RC Extraction called for design clb_tile.
[05/03 10:48:26    315s] RC Extraction called in multi-corner(2) mode.
[05/03 10:48:26    315s] RCMode: PreRoute
[05/03 10:48:26    315s]       RC Corner Indexes            0       1   
[05/03 10:48:26    315s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 10:48:26    315s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:26    315s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:26    315s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:26    315s] Shrink Factor                : 1.00000
[05/03 10:48:26    315s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 10:48:26    315s] Using Quantus QRC technology file ...
[05/03 10:48:26    315s] Updating RC grid for preRoute extraction ...
[05/03 10:48:26    315s] Initializing multi-corner resistance tables ...
[05/03 10:48:26    316s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2161.898M)
[05/03 10:48:26    316s] Compute RC Scale Done ...
[05/03 10:48:26    316s] **opt_design ... cpu = 0:02:15, real = 0:00:57, mem = 1326.0M, totSessionCpu=0:05:16 **
[05/03 10:48:26    316s] #################################################################################
[05/03 10:48:26    316s] # Design Stage: PreRoute
[05/03 10:48:26    316s] # Design Name: clb_tile
[05/03 10:48:26    316s] # Design Mode: 7nm
[05/03 10:48:26    316s] # Analysis Mode: MMMC OCV 
[05/03 10:48:26    316s] # Parasitics Mode: No SPEF/RCDB
[05/03 10:48:26    316s] # Signoff Settings: SI Off 
[05/03 10:48:26    316s] #################################################################################
[05/03 10:48:26    316s] Topological Sorting (REAL = 0:00:00.0, MEM = 2277.6M, InitMEM = 2277.6M)
[05/03 10:48:26    317s] Calculate early delays in OCV mode...
[05/03 10:48:26    317s] Calculate late delays in OCV mode...
[05/03 10:48:26    317s] Start delay calculation (fullDC) (12 T). (MEM=2277.59)
[05/03 10:48:26    317s] End AAE Lib Interpolated Model. (MEM=2301.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:48:27    319s] Total number of fetched objects 6734
[05/03 10:48:27    319s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:48:27    319s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:48:27    319s] End delay calculation. (MEM=2778.8 CPU=0:00:01.9 REAL=0:00:00.0)
[05/03 10:48:27    319s] End delay calculation (fullDC). (MEM=2778.8 CPU=0:00:02.7 REAL=0:00:01.0)
[05/03 10:48:27    319s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 2778.8M) ***
[05/03 10:48:27    321s] *** Timing NOT met, worst failing slack is -0.058
[05/03 10:48:27    321s] *** Check timing (0:00:00.0)
[05/03 10:48:27    321s] Deleting Cell Server ...
[05/03 10:48:27    321s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:48:27    321s] Summary for sequential cells identification: 
[05/03 10:48:27    321s]   Identified SBFF number: 68
[05/03 10:48:27    321s]   Identified MBFF number: 0
[05/03 10:48:27    321s]   Identified SB Latch number: 0
[05/03 10:48:27    321s]   Identified MB Latch number: 0
[05/03 10:48:27    321s]   Not identified SBFF number: 0
[05/03 10:48:27    321s]   Not identified MBFF number: 0
[05/03 10:48:27    321s]   Not identified SB Latch number: 0
[05/03 10:48:27    321s]   Not identified MB Latch number: 0
[05/03 10:48:27    321s]   Number of sequential cells which are not FFs: 36
[05/03 10:48:27    321s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:48:27    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:48:27    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:48:27    321s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:48:27    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:48:27    321s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:48:27    321s]  Setting StdDelay to 1.00
[05/03 10:48:27    321s] Creating Cell Server, finished. 
[05/03 10:48:27    321s] 
[05/03 10:48:27    321s] Deleting Cell Server ...
[05/03 10:48:27    321s] Begin: GigaOpt Optimization in WNS mode
[05/03 10:48:27    321s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:48:27    321s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:48:27    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=2307.9M
[05/03 10:48:27    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.9M
[05/03 10:48:27    321s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:48:27    321s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2307.9M
[05/03 10:48:27    321s] Core basic site is coreSite
[05/03 10:48:27    321s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2307.9M
[05/03 10:48:27    321s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:48:27    321s] SiteArray: use 511,152 bytes
[05/03 10:48:27    321s] SiteArray: current memory after site array memory allocatiion 2307.9M
[05/03 10:48:27    321s] SiteArray: FP blocked sites are writable
[05/03 10:48:27    321s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.002, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.004, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2307.9M
[05/03 10:48:27    321s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:48:27    321s] Mark StBox On SiteArr starts
[05/03 10:48:27    321s] Mark StBox On SiteArr ends
[05/03 10:48:27    321s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.020, REAL:0.007, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.020, REAL:0.008, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.040, REAL:0.027, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Starting CMU at level 4, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.036, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.036, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2307.9M
[05/03 10:48:27    321s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2307.9M
[05/03 10:48:27    321s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2307.9MB).
[05/03 10:48:27    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.058, MEM:2307.9M
[05/03 10:48:27    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=2307.9M
[05/03 10:48:28    321s] 
[05/03 10:48:28    321s] Creating Lib Analyzer ...
[05/03 10:48:28    321s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:48:28    321s] Summary for sequential cells identification: 
[05/03 10:48:28    321s]   Identified SBFF number: 68
[05/03 10:48:28    321s]   Identified MBFF number: 0
[05/03 10:48:28    321s]   Identified SB Latch number: 0
[05/03 10:48:28    321s]   Identified MB Latch number: 0
[05/03 10:48:28    321s]   Not identified SBFF number: 0
[05/03 10:48:28    321s]   Not identified MBFF number: 0
[05/03 10:48:28    321s]   Not identified SB Latch number: 0
[05/03 10:48:28    321s]   Not identified MB Latch number: 0
[05/03 10:48:28    321s]   Number of sequential cells which are not FFs: 36
[05/03 10:48:28    321s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:48:28    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:48:28    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:48:28    321s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:48:28    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:48:28    321s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:48:28    321s]  Setting StdDelay to 1.00
[05/03 10:48:28    321s] Creating Cell Server, finished. 
[05/03 10:48:28    321s] 
[05/03 10:48:28    321s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:48:28    321s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:48:28    321s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:48:28    321s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:48:28    321s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:48:28    321s] 
[05/03 10:48:29    323s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=2311.9M
[05/03 10:48:29    323s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=2311.9M
[05/03 10:48:29    323s] Creating Lib Analyzer, finished. 
[05/03 10:48:29    323s] 
[05/03 10:48:29    323s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[05/03 10:48:29    323s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=2311.9M
[05/03 10:48:29    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=2311.9M
[05/03 10:48:37    331s] *info: 52 clock nets excluded
[05/03 10:48:37    331s] *info: 2 special nets excluded.
[05/03 10:48:37    331s] *info: 178 no-driver nets excluded.
[05/03 10:48:40    333s] Effort level <high> specified for reg2reg path_group
[05/03 10:48:40    334s] Effort level <high> specified for reg2cgate path_group
[05/03 10:48:40    335s] PathGroup :  reg2cgate  TargetSlack : 0.001 
[05/03 10:48:40    335s] PathGroup :  reg2reg  TargetSlack : 0.001 
[05/03 10:48:40    335s] ** GigaOpt Optimizer WNS Slack -0.058 TNS Slack -0.209 Density 50.48
[05/03 10:48:40    335s] Optimizer WNS Pass 0
[05/03 10:48:40    335s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2587.1M
[05/03 10:48:40    335s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2587.1M
[05/03 10:48:40    335s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/03 10:48:40    336s] Info: End MT loop @oiCellDelayCachingJob.
[05/03 10:48:40    336s] Active Path Group: reg2cgate reg2reg  
[05/03 10:48:40    336s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:48:40    336s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/03 10:48:40    336s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:48:40    336s] |  -0.058|   -0.058|  -0.209|   -0.209|    50.48%|   0:00:00.0| 2619.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:41    341s] |  -0.022|   -0.022|  -0.081|   -0.081|    50.51%|   0:00:01.0| 3120.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:41    341s] |  -0.021|   -0.021|  -0.073|   -0.073|    50.51%|   0:00:00.0| 3120.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:41    342s] |  -0.020|   -0.020|  -0.071|   -0.071|    50.52%|   0:00:00.0| 3120.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:41    342s] |  -0.020|   -0.020|  -0.070|   -0.070|    50.52%|   0:00:00.0| 3120.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    343s] |  -0.018|   -0.018|  -0.061|   -0.061|    50.52%|   0:00:01.0| 3122.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    344s] |  -0.011|   -0.011|  -0.035|   -0.035|    50.54%|   0:00:00.0| 3130.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    344s] |  -0.009|   -0.009|  -0.026|   -0.026|    50.54%|   0:00:00.0| 3130.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    345s] |  -0.008|   -0.008|  -0.022|   -0.022|    50.54%|   0:00:00.0| 3130.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    346s] |  -0.007|   -0.007|  -0.020|   -0.020|    50.55%|   0:00:00.0| 3134.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    346s] |  -0.006|   -0.006|  -0.015|   -0.015|    50.55%|   0:00:00.0| 3134.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    347s] |  -0.003|   -0.003|  -0.008|   -0.008|    50.55%|   0:00:00.0| 3134.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:42    348s] |  -0.002|   -0.002|  -0.004|   -0.004|    50.55%|   0:00:00.0| 3134.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:43    348s] |   0.001|    0.001|   0.000|    0.000|    50.55%|   0:00:01.0| 3134.1M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:48:43    349s] |   0.002|    0.002|   0.000|    0.000|    50.55%|   0:00:00.0| 3134.1M|                       NA|       NA| NA                                                 |
[05/03 10:48:43    349s] |   0.002|    0.002|   0.000|    0.000|    50.55%|   0:00:00.0| 3134.1M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
[05/03 10:48:43    349s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:48:43    349s] 
[05/03 10:48:43    349s] *** Finish Core Optimize Step (cpu=0:00:13.0 real=0:00:03.0 mem=3134.1M) ***
[05/03 10:48:43    349s] 
[05/03 10:48:43    349s] *** Finished Optimize Step Cumulative (cpu=0:00:13.0 real=0:00:03.0 mem=3134.1M) ***
[05/03 10:48:43    349s] ** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 50.55
[05/03 10:48:43    349s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.002, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Starting CMU at level 5, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.033, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.033, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.003, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF: Starting RefinePlace at level 1, MEM:3134.1M
[05/03 10:48:43    349s] *** Starting place_detail (0:05:50 mem=3134.1M) ***
[05/03 10:48:43    349s] Total net bbox length = 6.385e+04 (3.345e+04 3.040e+04) (ext = 9.633e+03)
[05/03 10:48:43    349s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 10:48:43    349s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:43    349s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.005, MEM:3134.1M
[05/03 10:48:43    349s] powerDomain AO: bins with density > 0.750 =  3.01 % ( 8 / 266 )
[05/03 10:48:43    349s] Density distribution unevenness ratio = 22.778%
[05/03 10:48:43    349s] RPlace IncrNP Skipped
[05/03 10:48:43    349s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3134.1MB) @(0:05:50 - 0:05:50).
[05/03 10:48:43    349s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.008, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3134.1M
[05/03 10:48:43    349s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3134.1M
[05/03 10:48:43    349s] Starting refinePlace ...
[05/03 10:48:43    349s]   Spread Effort: high, pre-route mode, useDDP on.
[05/03 10:48:43    349s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3134.1MB) @(0:05:50 - 0:05:50).
[05/03 10:48:43    349s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:43    349s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 10:48:43    349s] 
[05/03 10:48:43    349s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:48:43    349s] Move report: legalization moves 32 insts, mean move: 1.23 um, max move: 3.67 um
[05/03 10:48:43    349s] 	Max move on inst (blkinst/cluster0/g8559__8757): (164.38, 45.36) --> (165.89, 43.20)
[05/03 10:48:43    349s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3177.6MB) @(0:05:50 - 0:05:50).
[05/03 10:48:43    349s] Move report: Detail placement moves 32 insts, mean move: 1.23 um, max move: 3.67 um
[05/03 10:48:43    349s] 	Max move on inst (blkinst/cluster0/g8559__8757): (164.38, 45.36) --> (165.89, 43.20)
[05/03 10:48:43    349s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3177.6MB
[05/03 10:48:43    349s] Statistics of distance of Instance movement in refine placement:
[05/03 10:48:43    349s]   maximum (X+Y) =         3.67 um
[05/03 10:48:43    349s]   inst (blkinst/cluster0/g8559__8757) with max move: (164.376, 45.36) -> (165.888, 43.2)
[05/03 10:48:43    349s]   mean    (X+Y) =         1.23 um
[05/03 10:48:43    349s] Summary Report:
[05/03 10:48:43    349s] Instances move: 32 (out of 6640 movable)
[05/03 10:48:43    349s] Instances flipped: 0
[05/03 10:48:43    349s] Mean displacement: 1.23 um
[05/03 10:48:43    349s] Max displacement: 3.67 um (Instance: blkinst/cluster0/g8559__8757) (164.376, 45.36) -> (165.888, 43.2)
[05/03 10:48:43    349s] Total instances moved : 32
[05/03 10:48:43    349s] 	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NAND2xp5_ASAP7_75t_SL
[05/03 10:48:43    349s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.257, MEM:3177.6M
[05/03 10:48:43    349s] Total net bbox length = 6.388e+04 (3.347e+04 3.041e+04) (ext = 9.633e+03)
[05/03 10:48:43    349s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3177.6MB
[05/03 10:48:43    349s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3177.6MB) @(0:05:50 - 0:05:50).
[05/03 10:48:43    349s] *** Finished place_detail (0:05:50 mem=3177.6M) ***
[05/03 10:48:43    349s] OPERPROF: Finished RefinePlace at level 1, CPU:0.400, REAL:0.292, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] *** maximum move = 3.67 um ***
[05/03 10:48:43    350s] *** Finished re-routing un-routed nets (3177.6M) ***
[05/03 10:48:43    350s] OPERPROF: Starting DPlace-Init at level 1, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Starting CMU at level 4, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.025, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.026, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:3177.6M
[05/03 10:48:43    350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:3177.6M
[05/03 10:48:43    350s] 
[05/03 10:48:43    350s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=3177.6M) ***
[05/03 10:48:43    350s] ** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 50.58
[05/03 10:48:43    350s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:48:43    350s] Layer 4 has 108 constrained nets 
[05/03 10:48:43    350s] Layer 6 has 16 constrained nets 
[05/03 10:48:43    350s] **** End NDR-Layer Usage Statistics ****
[05/03 10:48:43    350s] 
[05/03 10:48:43    350s] *** Finish pre-CTS Setup Fixing (cpu=0:00:16.4 real=0:00:03.0 mem=3177.6M) ***
[05/03 10:48:43    350s] 
[05/03 10:48:43    350s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2385.7M
[05/03 10:48:43    350s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2385.7M
[05/03 10:48:43    350s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2385.7M
[05/03 10:48:43    350s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2385.7M
[05/03 10:48:43    350s] End: GigaOpt Optimization in WNS mode
[05/03 10:48:43    350s] *** Timing Is met
[05/03 10:48:43    350s] *** Check timing (0:00:00.0)
[05/03 10:48:44    350s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:48:44    350s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=2336.4M
[05/03 10:48:44    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=2336.4M
[05/03 10:48:44    350s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:48:44    350s] ### Creating PhyDesignMc. totSessionCpu=0:05:50 mem=2643.6M
[05/03 10:48:44    350s] OPERPROF: Starting DPlace-Init at level 1, MEM:2643.6M
[05/03 10:48:44    350s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 10:48:44    350s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Starting CMU at level 4, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.022, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.023, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2643.6M
[05/03 10:48:44    350s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.002, MEM:2643.6M
[05/03 10:48:44    350s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2643.6MB).
[05/03 10:48:44    350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2643.6M
[05/03 10:48:44    350s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=2643.6M
[05/03 10:48:44    350s] Begin: Area Reclaim Optimization
[05/03 10:48:44    350s] 
[05/03 10:48:44    350s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 10:48:44    350s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=2643.6M
[05/03 10:48:44    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=2643.6M
[05/03 10:48:44    351s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2643.6M
[05/03 10:48:44    351s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2643.6M
[05/03 10:48:44    351s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.58
[05/03 10:48:44    351s] +----------+---------+--------+--------+------------+--------+
[05/03 10:48:44    351s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/03 10:48:44    351s] +----------+---------+--------+--------+------------+--------+
[05/03 10:48:44    351s] |    50.58%|        -|   0.000|   0.000|   0:00:00.0| 2643.6M|
[05/03 10:48:44    351s] #optDebug: <stH: 1.0800 MiSeL: 27.9135>
[05/03 10:48:44    351s] |    50.58%|       83|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:45    353s] |    50.32%|       54|   0.000|   0.000|   0:00:01.0| 3101.5M|
[05/03 10:48:45    353s] |    50.25%|       17|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:46    358s] |    49.65%|      393|   0.000|   0.000|   0:00:01.0| 3101.5M|
[05/03 10:48:47    359s] |    49.53%|       72|  -0.001|  -0.001|   0:00:01.0| 3101.5M|
[05/03 10:48:47    360s] |    49.52%|       11|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:47    360s] |    49.51%|        1|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:47    360s] |    49.51%|        0|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:47    360s] #optDebug: <stH: 1.0800 MiSeL: 27.9135>
[05/03 10:48:47    360s] |    49.51%|        0|   0.000|   0.000|   0:00:00.0| 3101.5M|
[05/03 10:48:47    360s] +----------+---------+--------+--------+------------+--------+
[05/03 10:48:47    360s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.51
[05/03 10:48:47    360s] 
[05/03 10:48:47    360s] ** Summary: Restruct = 0 Buffer Deletion = 57 Declone = 34 Resize = 476 **
[05/03 10:48:47    360s] --------------------------------------------------------------
[05/03 10:48:47    360s] |                                   | Total     | Sequential |
[05/03 10:48:47    360s] --------------------------------------------------------------
[05/03 10:48:47    360s] | Num insts resized                 |     422  |      18    |
[05/03 10:48:47    360s] | Num insts undone                  |       0  |       0    |
[05/03 10:48:47    360s] | Num insts Downsized               |     422  |      18    |
[05/03 10:48:47    360s] | Num insts Samesized               |       0  |       0    |
[05/03 10:48:47    360s] | Num insts Upsized                 |       0  |       0    |
[05/03 10:48:47    360s] | Num multiple commits+uncommits    |      56  |       -    |
[05/03 10:48:47    360s] --------------------------------------------------------------
[05/03 10:48:47    360s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:48:47    360s] Layer 4 has 19 constrained nets 
[05/03 10:48:47    360s] Layer 6 has 5 constrained nets 
[05/03 10:48:47    360s] **** End NDR-Layer Usage Statistics ****
[05/03 10:48:47    360s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.3) (real = 0:00:03.0) **
[05/03 10:48:47    360s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.010, REAL:0.003, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Starting CMU at level 5, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.030, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.030, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.003, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF: Starting RefinePlace at level 1, MEM:3101.5M
[05/03 10:48:47    360s] *** Starting place_detail (0:06:01 mem=3101.5M) ***
[05/03 10:48:47    360s] Total net bbox length = 6.421e+04 (3.376e+04 3.045e+04) (ext = 9.622e+03)
[05/03 10:48:47    360s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 10:48:47    360s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:47    360s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3101.5M
[05/03 10:48:47    360s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3101.5M
[05/03 10:48:47    361s] Starting refinePlace ...
[05/03 10:48:47    361s] 
[05/03 10:48:47    361s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:48:47    361s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:47    361s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3101.5MB) @(0:06:01 - 0:06:01).
[05/03 10:48:47    361s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:48:47    361s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3101.5MB
[05/03 10:48:47    361s] Statistics of distance of Instance movement in refine placement:
[05/03 10:48:47    361s]   maximum (X+Y) =         0.00 um
[05/03 10:48:47    361s]   mean    (X+Y) =         0.00 um
[05/03 10:48:47    361s] Total instances moved : 0
[05/03 10:48:47    361s] Summary Report:
[05/03 10:48:47    361s] Instances move: 0 (out of 6549 movable)
[05/03 10:48:47    361s] Instances flipped: 0
[05/03 10:48:47    361s] Mean displacement: 0.00 um
[05/03 10:48:47    361s] Max displacement: 0.00 um 
[05/03 10:48:47    361s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.260, REAL:0.175, MEM:3101.5M
[05/03 10:48:47    361s] Total net bbox length = 6.421e+04 (3.376e+04 3.045e+04) (ext = 9.622e+03)
[05/03 10:48:47    361s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3101.5MB
[05/03 10:48:47    361s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3101.5MB) @(0:06:01 - 0:06:01).
[05/03 10:48:47    361s] *** Finished place_detail (0:06:01 mem=3101.5M) ***
[05/03 10:48:47    361s] OPERPROF: Finished RefinePlace at level 1, CPU:0.290, REAL:0.200, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    361s] *** maximum move = 0.00 um ***
[05/03 10:48:47    361s] *** Finished re-routing un-routed nets (3101.5M) ***
[05/03 10:48:47    361s] OPERPROF: Starting DPlace-Init at level 1, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:47    361s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Starting CMU at level 4, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.026, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.027, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3101.5M
[05/03 10:48:48    361s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:3101.5M
[05/03 10:48:48    361s] 
[05/03 10:48:48    361s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=3101.5M) ***
[05/03 10:48:48    361s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2794.3M
[05/03 10:48:48    361s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2794.3M
[05/03 10:48:48    361s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2794.3M
[05/03 10:48:48    361s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2794.3M
[05/03 10:48:48    361s] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:04, mem=2336.41M, totSessionCpu=0:06:02).
[05/03 10:48:48    361s] 
[05/03 10:48:48    361s] Active setup views:
[05/03 10:48:48    361s]  PVT_0P63V_100C.setup_view
[05/03 10:48:48    361s]   Dominating endpoints: 0
[05/03 10:48:48    361s]   Dominating TNS: -0.000
[05/03 10:48:48    361s] 
[05/03 10:48:48    361s] Extraction called for design 'clb_tile' of instances=7239 and nets=6852 using extraction engine 'pre_route' .
[05/03 10:48:48    361s] pre_route RC Extraction called for design clb_tile.
[05/03 10:48:48    361s] RC Extraction called in multi-corner(2) mode.
[05/03 10:48:48    361s] RCMode: PreRoute
[05/03 10:48:48    361s]       RC Corner Indexes            0       1   
[05/03 10:48:48    361s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 10:48:48    361s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:48    361s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:48    361s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 10:48:48    361s] Shrink Factor                : 1.00000
[05/03 10:48:48    361s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 10:48:48    361s] Using Quantus QRC technology file ...
[05/03 10:48:48    361s] Initializing multi-corner resistance tables ...
[05/03 10:48:48    361s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2168.844M)
[05/03 10:48:48    361s] Skewing Data Summary (End_of_FINAL)
[05/03 10:48:48    362s] --------------------------------------------------
[05/03 10:48:48    362s]  Total skewed count:0
[05/03 10:48:48    362s] --------------------------------------------------
[05/03 10:48:48    362s] [PSP]    Started earlyGlobalRoute kernel
[05/03 10:48:48    362s] [PSP]    Initial Peak syMemory usage = 2292.5 MB
[05/03 10:48:48    362s] (I)       Reading DB...
[05/03 10:48:48    362s] (I)       Read data from FE... (mem=2292.5M)
[05/03 10:48:48    362s] (I)       Read nodes and places... (mem=2292.5M)
[05/03 10:48:48    362s] (I)       Done Read nodes and places (cpu=0.010s, mem=2292.5M)
[05/03 10:48:48    362s] (I)       Read nets... (mem=2292.5M)
[05/03 10:48:48    362s] (I)       Done Read nets (cpu=0.020s, mem=2292.5M)
[05/03 10:48:48    362s] (I)       Done Read data from FE (cpu=0.030s, mem=2292.5M)
[05/03 10:48:48    362s] (I)       before initializing RouteDB syMemory usage = 2292.5 MB
[05/03 10:48:48    362s] (I)       congestionReportName   : 
[05/03 10:48:48    362s] (I)       layerRangeFor2DCongestion : 
[05/03 10:48:48    362s] (I)       buildTerm2TermWires    : 0
[05/03 10:48:48    362s] (I)       doTrackAssignment      : 1
[05/03 10:48:48    362s] (I)       dumpBookshelfFiles     : 0
[05/03 10:48:48    362s] (I)       numThreads             : 12
[05/03 10:48:48    362s] (I)       bufferingAwareRouting  : false
[05/03 10:48:48    362s] (I)       honorPin               : false
[05/03 10:48:48    362s] (I)       honorPinGuide          : true
[05/03 10:48:48    362s] [NR-eGR] honorMsvRouteConstraint: false
[05/03 10:48:48    362s] (I)       honorPartition         : false
[05/03 10:48:48    362s] (I)       honorPartitionAllowFeedthru: false
[05/03 10:48:48    362s] (I)       allowPartitionCrossover: false
[05/03 10:48:48    362s] (I)       honorSingleEntry       : true
[05/03 10:48:48    362s] (I)       honorSingleEntryStrong : true
[05/03 10:48:48    362s] (I)       handleViaSpacingRule   : false
[05/03 10:48:48    362s] (I)       handleEolSpacingRule   : false
[05/03 10:48:48    362s] (I)       PDConstraint           : none
[05/03 10:48:48    362s] (I)       expBetterNDRHandling   : false
[05/03 10:48:48    362s] (I)       routingEffortLevel     : 3
[05/03 10:48:48    362s] [NR-eGR] honorClockSpecNDR      : 0
[05/03 10:48:48    362s] (I)       effortLevel            : standard
[05/03 10:48:48    362s] (I)       relaxedTopLayerCeiling : 127
[05/03 10:48:48    362s] [NR-eGR] minRouteLayer          : 2
[05/03 10:48:48    362s] [NR-eGR] maxRouteLayer          : 7
[05/03 10:48:48    362s] (I)       relaxedBottomLayerFloor: 2
[05/03 10:48:48    362s] (I)       numRowsPerGCell        : 1
[05/03 10:48:48    362s] (I)       speedUpLargeDesign     : 0
[05/03 10:48:48    362s] (I)       multiThreadingTA       : 1
[05/03 10:48:48    362s] (I)       optimizationMode       : false
[05/03 10:48:48    362s] (I)       routeSecondPG          : false
[05/03 10:48:48    362s] (I)       scenicRatioForLayerRelax: 0.00
[05/03 10:48:48    362s] (I)       detourLimitForLayerRelax: 0.00
[05/03 10:48:48    362s] (I)       punchThroughDistance   : 500.00
[05/03 10:48:48    362s] (I)       scenicBound            : 1.15
[05/03 10:48:48    362s] (I)       maxScenicToAvoidBlk    : 100.00
[05/03 10:48:48    362s] (I)       source-to-sink ratio   : 0.00
[05/03 10:48:48    362s] (I)       targetCongestionRatioH : 1.00
[05/03 10:48:48    362s] (I)       targetCongestionRatioV : 1.00
[05/03 10:48:48    362s] (I)       layerCongestionRatio   : 0.70
[05/03 10:48:48    362s] (I)       m1CongestionRatio      : 0.10
[05/03 10:48:48    362s] (I)       m2m3CongestionRatio    : 0.70
[05/03 10:48:48    362s] (I)       localRouteEffort       : 1.00
[05/03 10:48:48    362s] (I)       numSitesBlockedByOneVia: 8.00
[05/03 10:48:48    362s] (I)       supplyScaleFactorH     : 1.00
[05/03 10:48:48    362s] (I)       supplyScaleFactorV     : 1.00
[05/03 10:48:48    362s] (I)       highlight3DOverflowFactor: 0.00
[05/03 10:48:48    362s] (I)       routeVias              : 
[05/03 10:48:48    362s] (I)       readTROption           : true
[05/03 10:48:48    362s] (I)       extraSpacingFactor     : 1.00
[05/03 10:48:48    362s] (I)       routeSelectedNetsOnly  : false
[05/03 10:48:48    362s] (I)       [05/03 10:48:48    362s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[05/03 10:48:48    362s] (I)       extraDemandForClocks   : 0
[05/03 10:48:48    362s] (I)       steinerRemoveLayers    : false
[05/03 10:48:48    362s] (I)       demoteLayerScenicScale : 1.00
[05/03 10:48:48    362s] (I)       nonpreferLayerCostScale : 100.00
[05/03 10:48:48    362s] (I)       similarTopologyRoutingFast : false
[05/03 10:48:48    362s] (I)       spanningTreeRefinement : false
[05/03 10:48:48    362s] (I)       spanningTreeRefinementAlpha : -1.00
[05/03 10:48:48    362s] (I)       starting read tracks
[05/03 10:48:48    362s] (I)       build grid graph
[05/03 10:48:48    362s] (I)       build grid graph start
[05/03 10:48:48    362s] (I)       build grid graph end
[05/03 10:48:48    362s] (I)       [05/03 10:48:48    362s] [NR-eGR] M1 has no routable track
[05/03 10:48:48    362s] [NR-eGR] M2 has non-uniform track structures
[05/03 10:48:48    362s] [NR-eGR] M3 has single uniform track structure
[05/03 10:48:48    362s] [NR-eGR] M4 has single uniform track structure
[05/03 10:48:48    362s] [NR-eGR] M5 has single uniform track structure
[05/03 10:48:48    362s] [NR-eGR] M6 has single uniform track structure
[05/03 10:48:48    362s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/03 10:48:48    362s] (I)       numViaLayers=10
[05/03 10:48:48    362s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:48    362s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:48    362s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:48    362s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:48    362s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:48    362s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:48    362s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:48    362s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:48    362s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:48    362s] (I)       end build via table
[05/03 10:48:48    362s] [NR-eGR] Read 2508 PG shapes in 0.000 seconds
[05/03 10:48:48    362s] 
[05/03 10:48:48    362s] [NR-eGR] numRoutingBlks=0 numInstBlks=1919 numPGBlocks=2508 numBumpBlks=0 numBoundaryFakeBlks=0
[05/03 10:48:48    362s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 10:48:48    362s] (I)       readDataFromPlaceDB
[05/03 10:48:48    362s] (I)       Read net information..
[05/03 10:48:48    362s] (I)       Read testcase time = 0.010 seconds
[05/03 10:48:48    362s] 
[05/03 10:48:48    362s] (I)       [05/03 10:48:48    362s] [NR-eGR] Read numTotalNets=6623  numIgnoredNets=0
read default dcut vias
[05/03 10:48:48    362s] (I)       Reading via VIA12 for layer: 0 
[05/03 10:48:48    362s] (I)       Reading via VIA23 for layer: 1 
[05/03 10:48:48    362s] (I)       Reading via VIA34 for layer: 2 
[05/03 10:48:48    362s] (I)       Reading via VIA45 for layer: 3 
[05/03 10:48:48    362s] (I)       Reading via VIA56 for layer: 4 
[05/03 10:48:48    362s] (I)       Reading via VIA67 for layer: 5 
[05/03 10:48:48    362s] (I)       Reading via VIA78 for layer: 6 
[05/03 10:48:48    362s] (I)       Reading via VIA89 for layer: 7 
[05/03 10:48:48    362s] (I)       Reading via VIA9Pad for layer: 8 
[05/03 10:48:48    362s] (I)       early_global_route_priority property id does not exist.
[05/03 10:48:48    362s] (I)       build grid graph start
[05/03 10:48:48    362s] (I)       build grid graph end
[05/03 10:48:48    362s] (I)       Model blockage into capacity
[05/03 10:48:48    362s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/03 10:48:48    362s] (I)       Modeling time = 0.020 seconds
[05/03 10:48:48    362s] 
[05/03 10:48:48    362s] (I)       Number of ignored nets = 0
[05/03 10:48:48    362s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of clock nets = 52.  Ignored: No
[05/03 10:48:48    362s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 10:48:48    362s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 10:48:48    362s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 10:48:48    362s] [NR-eGR] There are 52 clock nets ( 0 with NDR ).
[05/03 10:48:48    362s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2292.5 MB
[05/03 10:48:48    362s] (I)       Ndr track 0 does not exist
[05/03 10:48:48    362s] (I)       Layer1  viaCost=100.00
[05/03 10:48:48    362s] (I)       Layer2  viaCost=100.00
[05/03 10:48:48    362s] (I)       Layer3  viaCost=100.00
[05/03 10:48:48    362s] (I)       Layer4  viaCost=100.00
[05/03 10:48:48    362s] (I)       Layer5  viaCost=100.00
[05/03 10:48:48    362s] (I)       Layer6  viaCost=100.00
[05/03 10:48:48    362s] (I)       ---------------------Grid Graph Info--------------------
[05/03 10:48:48    362s] (I)       Routing area        : (0, 0) - (800064, 600192)
[05/03 10:48:48    362s] (I)       Core area           : (0, 0) - (800064, 600192)
[05/03 10:48:48    362s] (I)       Site width          :   864  (dbu)
[05/03 10:48:48    362s] (I)       Row height          :  4320  (dbu)
[05/03 10:48:48    362s] (I)       GCell width         :  4320  (dbu)
[05/03 10:48:48    362s] (I)       GCell height        :  4320  (dbu)
[05/03 10:48:48    362s] (I)       Grid                :   186   139     7
[05/03 10:48:48    362s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 10:48:48    362s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 10:48:48    362s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 10:48:48    362s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 10:48:48    362s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 10:48:48    362s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 10:48:48    362s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/03 10:48:48    362s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/03 10:48:48    362s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/03 10:48:48    362s] (I)       Total num of tracks :     0   966  1388   781   925   521   694
[05/03 10:48:48    362s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 10:48:48    362s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 10:48:48    362s] (I)       --------------------------------------------------------
[05/03 10:48:48    362s] 
[05/03 10:48:48    362s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/03 10:48:48    362s] (I)       Pitch:[05/03 10:48:48    362s] [NR-eGR] ============ Routing rule table ============
[05/03 10:48:48    362s] [NR-eGR] Rule id: 0  Nets: 6623 
  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/03 10:48:48    362s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:48    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 10:48:48    362s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 10:48:48    362s] [NR-eGR] ========================================
[05/03 10:48:48    362s] [NR-eGR] 
[05/03 10:48:48    362s] (I)       blocked tracks on layer2 : = 17666 / 179676 (9.83%)
[05/03 10:48:48    362s] (I)       blocked tracks on layer3 : = 9730 / 192932 (5.04%)
[05/03 10:48:48    362s] (I)       blocked tracks on layer4 : = 7254 / 145266 (4.99%)
[05/03 10:48:48    362s] (I)       blocked tracks on layer5 : = 7228 / 128575 (5.62%)
[05/03 10:48:48    362s] (I)       blocked tracks on layer6 : = 6696 / 96906 (6.91%)
[05/03 10:48:48    362s] (I)       blocked tracks on layer7 : = 5004 / 96466 (5.19%)
[05/03 10:48:48    362s] (I)       After initializing earlyGlobalRoute syMemory usage = 2292.5 MB
[05/03 10:48:48    362s] (I)       Loading and dumping file time : 0.08 seconds
[05/03 10:48:48    362s] (I)       ============= Initialization =============
[05/03 10:48:48    362s] (I)       totalPins=20817  totalGlobalPin=20603 (98.97%)
[05/03 10:48:48    362s] (I)       total 2D Cap : 181688 = (90226 H, 91462 V)
[05/03 10:48:48    362s] (I)       ============  Phase 1a Route ============
[05/03 10:48:48    362s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [6, 7]
[05/03 10:48:48    362s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:48:48    362s] (I)       Usage: 515 = (392 H, 123 V) = (0.43% H, 0.13% V) = (4.234e+02um H, 1.328e+02um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1b Route ============
[05/03 10:48:48    362s] (I)       Usage: 515 = (392 H, 123 V) = (0.43% H, 0.13% V) = (4.234e+02um H, 1.328e+02um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.562000e+02um
[05/03 10:48:48    362s] (I)       ============  Phase 1c Route ============
[05/03 10:48:48    362s] (I)       Usage: 515 = (392 H, 123 V) = (0.43% H, 0.13% V) = (4.234e+02um H, 1.328e+02um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1d Route ============
[05/03 10:48:48    362s] (I)       Usage: 515 = (392 H, 123 V) = (0.43% H, 0.13% V) = (4.234e+02um H, 1.328e+02um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1e Route ============
[05/03 10:48:48    362s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:48    362s] (I)       Usage: 515 = (392 H, 123 V) = (0.43% H, 0.13% V) = (4.234e+02um H, 1.328e+02um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.562000e+02um
[05/03 10:48:48    362s] [NR-eGR] 
[05/03 10:48:48    362s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:48:48    362s] (I)       total 2D Cap : 441068 = (228259 H, 212809 V)
[05/03 10:48:48    362s] (I)       ============  Phase 1a Route ============
[05/03 10:48:48    362s] [NR-eGR] Layer group 2: route 19 net(s) in layer range [4, 7]
[05/03 10:48:48    362s] (I)       Phase 1a runs 0.00 seconds
[05/03 10:48:48    362s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/03 10:48:48    362s] (I)       Usage: 3618 = (1752 H, 1866 V) = (0.77% H, 0.88% V) = (1.892e+03um H, 2.015e+03um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1b Route ============
[05/03 10:48:48    362s] (I)       Phase 1b runs 0.00 seconds
[05/03 10:48:48    362s] (I)       Usage: 3618 = (1752 H, 1866 V) = (0.77% H, 0.88% V) = (1.892e+03um H, 2.015e+03um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.351240e+03um
[05/03 10:48:48    362s] (I)       ============  Phase 1c Route ============
[05/03 10:48:48    362s] (I)       Usage: 3618 = (1752 H, 1866 V) = (0.77% H, 0.88% V) = (1.892e+03um H, 2.015e+03um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1d Route ============
[05/03 10:48:48    362s] (I)       Usage: 3618 = (1752 H, 1866 V) = (0.77% H, 0.88% V) = (1.892e+03um H, 2.015e+03um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1e Route ============
[05/03 10:48:48    362s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:48    362s] (I)       Usage: 3618 = (1752 H, 1866 V) = (0.77% H, 0.88% V) = (1.892e+03um H, 2.015e+03um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.351240e+03um
[05/03 10:48:48    362s] [NR-eGR] 
[05/03 10:48:48    362s] (I)       Phase 1l runs 0.00 seconds
[05/03 10:48:48    362s] (I)       total 2D Cap : 786356 = (390342 H, 396014 V)
[05/03 10:48:48    362s] (I)       ============  Phase 1a Route ============
[05/03 10:48:48    362s] [NR-eGR] Layer group 3: route 6599 net(s) in layer range [2, 7]
[05/03 10:48:48    362s] (I)       Phase 1a runs 0.01 seconds
[05/03 10:48:48    362s] (I)       Usage: 70723 = (35790 H, 34933 V) = (9.17% H, 8.82% V) = (3.865e+04um H, 3.773e+04um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1b Route ============
[05/03 10:48:48    362s] (I)       Usage: 70723 = (35790 H, 34933 V) = (9.17% H, 8.82% V) = (3.865e+04um H, 3.773e+04um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.247340e+04um
[05/03 10:48:48    362s] (I)       ============  Phase 1c Route ============
[05/03 10:48:48    362s] (I)       Usage: 70723 = (35790 H, 34933 V) = (9.17% H, 8.82% V) = (3.865e+04um H, 3.773e+04um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1d Route ============
[05/03 10:48:48    362s] (I)       Usage: 70723 = (35790 H, 34933 V) = (9.17% H, 8.82% V) = (3.865e+04um H, 3.773e+04um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] (I)       ============  Phase 1e Route ============
[05/03 10:48:48    362s] (I)       Phase 1e runs 0.00 seconds
[05/03 10:48:48    362s] (I)       Usage: 70723 = (35790 H, 34933 V) = (9.17% H, 8.82% V) = (3.865e+04um H, 3.773e+04um V)
[05/03 10:48:48    362s] (I)       
[05/03 10:48:48    362s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.247340e+04um
[05/03 10:48:48    362s] [NR-eGR] 
[05/03 10:48:48    362s] (I)       Phase 1l runs 0.02 seconds
[05/03 10:48:48    362s] (I)       ============  Phase 1l Route ============
[05/03 10:48:48    363s] (I)       
[05/03 10:48:48    363s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 10:48:49    363s] [NR-eGR]                        OverCon            
[05/03 10:48:49    363s] [NR-eGR]                         #Gcell     %Gcell
[05/03 10:48:49    363s] [NR-eGR]       Layer                (2)    OverCon 
[05/03 10:48:49    363s] [NR-eGR] ----------------------------------------------
[05/03 10:48:49    363s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:49    363s] [NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[05/03 10:48:49    363s] [NR-eGR]      M3  (3)        73( 0.28%)   ( 0.28%) 
[05/03 10:48:49    363s] [NR-eGR]      M4  (4)         3( 0.01%)   ( 0.01%) 
[05/03 10:48:49    363s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:49    363s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:50    363s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 10:48:50    363s] [NR-eGR] ----------------------------------------------
[05/03 10:48:50    363s] [NR-eGR] Total               77( 0.05%)   ( 0.05%) 
[05/03 10:48:50    363s] [NR-eGR] 
[05/03 10:48:50    363s] (I)       Total Global Routing Runtime: 0.12 seconds
[05/03 10:48:50    363s] (I)       total 2D Cap : 789095 = (393080 H, 396015 V)
[05/03 10:48:50    363s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 10:48:50    363s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/03 10:48:50    363s] [NR-eGR] End Peak syMemory usage = 2292.5 MB
[05/03 10:48:50    363s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[05/03 10:48:50    363s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:50    363s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:48:50    363s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:50    363s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:48:50    363s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:48:50    363s] [hotspot] +------------+---------------+---------------+
[05/03 10:48:50    363s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:48:50    363s] #################################################################################
[05/03 10:48:50    363s] # Design Stage: PreRoute
[05/03 10:48:50    363s] # Design Name: clb_tile
[05/03 10:48:50    363s] # Design Mode: 7nm
[05/03 10:48:50    363s] # Analysis Mode: MMMC OCV 
[05/03 10:48:50    363s] # Parasitics Mode: No SPEF/RCDB
[05/03 10:48:50    363s] # Signoff Settings: SI Off 
[05/03 10:48:50    363s] #################################################################################
[05/03 10:48:50    363s] Topological Sorting (REAL = 0:00:00.0, MEM = 2272.5M, InitMEM = 2272.5M)
[05/03 10:48:50    363s] Calculate early delays in OCV mode...
[05/03 10:48:50    363s] Calculate late delays in OCV mode...
[05/03 10:48:50    363s] Start delay calculation (fullDC) (12 T). (MEM=2272.53)
[05/03 10:48:50    363s] End AAE Lib Interpolated Model. (MEM=2296.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:48:51    366s] Total number of fetched objects 6664
[05/03 10:48:51    366s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:48:51    366s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:48:51    366s] End delay calculation. (MEM=2773.75 CPU=0:00:01.9 REAL=0:00:00.0)
[05/03 10:48:51    366s] End delay calculation (fullDC). (MEM=2773.75 CPU=0:00:02.8 REAL=0:00:01.0)
[05/03 10:48:51    366s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 2773.8M) ***
[05/03 10:48:51    367s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:06:07 mem=2741.7M)
[05/03 10:48:51    367s] Reported timing to dir ./timingReports
[05/03 10:48:51    367s] **opt_design ... cpu = 0:03:06, real = 0:01:22, mem = 1578.5M, totSessionCpu=0:06:07 **
[05/03 10:48:51    367s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.024, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.025, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.002, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2262.8M
[05/03 10:48:51    367s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2262.8M
[05/03 10:48:51    367s] 2020/05/03 10:48:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:51    367s] 2020/05/03 10:48:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:51    367s] 2020/05/03 10:48:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:51    367s] 2020/05/03 10:48:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:51    367s] 2020/05/03 10:48:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:51    367s] 2020/05/03 10:48:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:51    367s] 2020/05/03 10:48:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:51    367s] 2020/05/03 10:48:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:51    367s] 2020/05/03 10:48:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:51    367s] 2020/05/03 10:48:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:52    367s] 2020/05/03 10:48:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:52    367s] 2020/05/03 10:48:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:52    367s] 2020/05/03 10:48:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:52    367s] 2020/05/03 10:48:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:52    367s] 2020/05/03 10:48:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:52    367s] 2020/05/03 10:48:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:52    368s] 
[05/03 10:48:52    368s] ------------------------------------------------------------
[05/03 10:48:52    368s]      opt_design Final Summary                             
[05/03 10:48:52    368s] ------------------------------------------------------------
[05/03 10:48:52    368s] 
[05/03 10:48:52    368s] Setup views included:
[05/03 10:48:52    368s]  PVT_0P63V_100C.setup_view 
[05/03 10:48:52    368s] 
[05/03 10:48:52    368s] +--------------------+---------+---------+---------+---------+
[05/03 10:48:52    368s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:48:52    368s] +--------------------+---------+---------+---------+---------+
[05/03 10:48:52    368s] |           WNS (ns):|  0.001  |  0.001  |  9.662  |  0.002  |
[05/03 10:48:52    368s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[05/03 10:48:52    368s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[05/03 10:48:52    368s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:48:52    368s] +--------------------+---------+---------+---------+---------+
[05/03 10:48:52    368s] 
[05/03 10:48:52    368s] +----------------+-------------------------------+------------------+
[05/03 10:48:52    368s] |                |              Real             |       Total      |
[05/03 10:48:52    368s] |    DRVs        +------------------+------------+------------------|
[05/03 10:48:52    368s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:48:52    368s] +----------------+------------------+------------+------------------+
[05/03 10:48:52    368s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:48:52    368s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:48:52    368s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:48:52    368s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:48:52    368s] +----------------+------------------+------------+------------------+
[05/03 10:48:52    368s] 
[05/03 10:48:52    368s] Density: 49.514%
[05/03 10:48:52    368s] Routing Overflow: 0.00% H and 0.00% V
[05/03 10:48:52    368s] ------------------------------------------------------------
[05/03 10:48:52    368s] **opt_design ... cpu = 0:03:07, real = 0:01:23, mem = 1590.4M, totSessionCpu=0:06:08 **
[05/03 10:48:52    368s] Deleting Cell Server ...
[05/03 10:48:52    368s] Deleting Lib Analyzer.
[05/03 10:48:52    368s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 10:48:52    368s] Type 'man IMPOPT-3195' for more detail.
[05/03 10:48:52    368s] *** Finished opt_design ***
[05/03 10:48:52    368s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:48:52    368s] UM:                                       0.000 ns          0.001 ns  final
[05/03 10:48:53    368s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.017, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.017, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2270.8M
[05/03 10:48:53    368s] 
[05/03 10:48:53    368s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2270.8M
[05/03 10:48:53    368s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.000, REAL:0.005, MEM:2270.8M
[05/03 10:48:53    368s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:48:53    368s] UM:        191.49             88          0.000 ns          0.001 ns  opt_design_prects
[05/03 10:48:53    368s] Reset maxLocalDensity to default value from N7/N5 setting.
[05/03 10:48:53    368s] 
[05/03 10:48:53    368s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:20 real=  0:01:38)
[05/03 10:48:53    368s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.1 real=0:00:03.8)
[05/03 10:48:53    368s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:31.3 real=0:00:15.2)
[05/03 10:48:53    368s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.3 real=0:00:04.2)
[05/03 10:48:53    368s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:29 real=0:00:26.8)
[05/03 10:48:53    368s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:29.0 real=0:00:16.0)
[05/03 10:48:53    368s] #optDebug: fT-R <0 2 3 1 0>
[05/03 10:48:53    368s] Info: pop threads available for lower-level modules during optimization.
[05/03 10:48:53    368s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 10:48:53    368s] #optDebug: fT-D <X 1 0 0 0>
[05/03 10:48:53    368s] #optDebug: fT-D <X 1 0 0 0>
[05/03 10:48:53    368s] **place_opt_design ... cpu = 0:04:29, real = 0:01:54, mem = 2221.5M **
[05/03 10:48:53    368s] *** Finished GigaPlace ***
[05/03 10:48:53    368s] 
[05/03 10:48:53    368s] *** Summary of all messages that are not suppressed in this session:
[05/03 10:48:53    368s] Severity  ID               Count  Summary                                  
[05/03 10:48:53    368s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/03 10:48:53    368s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[05/03 10:48:53    368s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/03 10:48:53    368s] WARNING   IMPOPT-665           6  %s : Net has unplaced terms or is connec...
[05/03 10:48:53    368s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/03 10:48:53    368s] *** Message Summary: 12 warning(s), 0 error(s)
[05/03 10:48:53    368s] 
[05/03 10:48:53    368s] @file(par.tcl) 121: puts "write_db pre_clock_tree" 
[05/03 10:48:53    368s] write_db pre_clock_tree
[05/03 10:48:53    368s] @file(par.tcl) 122: write_db pre_clock_tree
[05/03 10:48:53    368s] #% Begin write_db save design ... (date=05/03 10:48:53, mem=1520.3M)
[05/03 10:48:53    368s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:48:53    368s] % Begin Save ccopt configuration ... (date=05/03 10:48:53, mem=1520.3M)
[05/03 10:48:53    369s] % End Save ccopt configuration ... (date=05/03 10:48:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1520.5M, current mem=1520.5M)
[05/03 10:48:53    369s] % Begin Save netlist data ... (date=05/03 10:48:53, mem=1520.5M)
[05/03 10:48:53    369s] Writing Binary DB to pre_clock_tree/clb_tile.v.bin in multi-threaded mode...
[05/03 10:48:53    369s] % End Save netlist data ... (date=05/03 10:48:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1522.5M, current mem=1522.5M)
[05/03 10:48:53    369s] Saving symbol-table file in separate thread ...
[05/03 10:48:53    369s] Saving congestion map file in separate thread ...
[05/03 10:48:53    369s] Saving congestion map file pre_clock_tree/clb_tile.route.congmap.gz ...
[05/03 10:48:53    369s] % Begin Save AAE data ... (date=05/03 10:48:53, mem=1523.1M)
[05/03 10:48:53    369s] Saving AAE Data ...
[05/03 10:48:53    369s] % End Save AAE data ... (date=05/03 10:48:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.1M, current mem=1523.1M)
[05/03 10:48:53    369s] 2020/05/03 10:48:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:53    369s] 2020/05/03 10:48:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:53    369s] 2020/05/03 10:48:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:53    369s] 2020/05/03 10:48:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:53    369s] % Begin Save clock tree data ... (date=05/03 10:48:53, mem=1529.8M)
[05/03 10:48:53    369s] % End Save clock tree data ... (date=05/03 10:48:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1529.8M, current mem=1529.8M)
[05/03 10:48:53    369s] Saving preference file pre_clock_tree/gui.pref.tcl ...
[05/03 10:48:53    369s] Saving mode setting ...
[05/03 10:48:53    369s] Saving root attributes to be loaded post write_db ...
[05/03 10:48:54    369s] Saving global file ...
[05/03 10:48:54    369s] Saving root attributes to be loaded previous write_db ...
[05/03 10:48:54    369s] 2020/05/03 10:48:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:54    369s] 2020/05/03 10:48:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:54    369s] Saving Drc markers ...
[05/03 10:48:54    369s] ... No Drc file written since there is no markers found.
[05/03 10:48:54    369s] % Begin Save routing data ... (date=05/03 10:48:54, mem=1530.1M)
[05/03 10:48:54    369s] Saving route file ...
[05/03 10:48:54    369s] 2020/05/03 10:48:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:54    369s] 2020/05/03 10:48:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:54    369s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2275.5M) ***
[05/03 10:48:54    369s] % End Save routing data ... (date=05/03 10:48:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.1M, current mem=1531.1M)
[05/03 10:48:54    369s] Saving floorplan file in separate thread ...
[05/03 10:48:54    369s] Saving PG Conn file in separate thread ...
[05/03 10:48:54    369s] Saving placement file in separate thread ...
[05/03 10:48:54    369s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:48:54    369s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2283.5M) ***
[05/03 10:48:54    369s] 2020/05/03 10:48:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:54    369s] 2020/05/03 10:48:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:54    369s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:54    369s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:54    369s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:54    369s] Saving property file pre_clock_tree/clb_tile.prop
[05/03 10:48:54    369s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2291.5M) ***
[05/03 10:48:54    369s] % Begin Save power constraints data ... (date=05/03 10:48:54, mem=1532.2M)
[05/03 10:48:54    370s] % End Save power constraints data ... (date=05/03 10:48:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1532.2M, current mem=1532.2M)
[05/03 10:48:54    370s] Saving rc congestion map pre_clock_tree/clb_tile.congmap.gz ...
[05/03 10:48:54    370s] 2020/05/03 10:48:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:54    370s] 2020/05/03 10:48:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:54    370s] Saving preRoute extracted patterns in file 'pre_clock_tree/clb_tile.techData.gz' ...
[05/03 10:48:54    370s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:48:54    370s] Saving CPF database ...
[05/03 10:48:54    370s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:48:56    370s] Generated self-contained design pre_clock_tree
[05/03 10:48:56    370s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:48:56    370s] #% End write_db save design ... (date=05/03 10:48:56, total cpu=0:00:01.7, real=0:00:03.0, peak res=1532.2M, current mem=1531.2M)
[05/03 10:48:56    370s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:48:56    370s] 
[05/03 10:48:56    370s] @file(par.tcl) 123: puts "ln -sfn pre_clock_tree latest" 
[05/03 10:48:56    370s] ln -sfn pre_clock_tree latest
[05/03 10:48:56    370s] @file(par.tcl) 124: ln -sfn pre_clock_tree latest
[05/03 10:48:56    370s] @file(par.tcl) 125: puts "write_db pre_add_fillers" 
[05/03 10:48:56    370s] write_db pre_add_fillers
[05/03 10:48:56    370s] @file(par.tcl) 126: write_db pre_add_fillers
[05/03 10:48:56    370s] #% Begin write_db save design ... (date=05/03 10:48:56, mem=1531.2M)
[05/03 10:48:56    370s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:48:56    370s] % Begin Save ccopt configuration ... (date=05/03 10:48:56, mem=1531.2M)
[05/03 10:48:56    370s] % End Save ccopt configuration ... (date=05/03 10:48:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.2M, current mem=1531.2M)
[05/03 10:48:56    370s] % Begin Save netlist data ... (date=05/03 10:48:56, mem=1531.2M)
[05/03 10:48:56    370s] Writing Binary DB to pre_add_fillers/clb_tile.v.bin in multi-threaded mode...
[05/03 10:48:56    370s] % End Save netlist data ... (date=05/03 10:48:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.7M, current mem=1531.7M)
[05/03 10:48:56    370s] Saving symbol-table file in separate thread ...
[05/03 10:48:56    370s] Saving congestion map file in separate thread ...
[05/03 10:48:56    370s] Saving congestion map file pre_add_fillers/clb_tile.route.congmap.gz ...
[05/03 10:48:56    370s] % Begin Save AAE data ... (date=05/03 10:48:56, mem=1531.8M)
[05/03 10:48:56    370s] Saving AAE Data ...
[05/03 10:48:56    370s] % End Save AAE data ... (date=05/03 10:48:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1531.8M, current mem=1531.8M)
[05/03 10:48:56    370s] 2020/05/03 10:48:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:56    370s] 2020/05/03 10:48:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:56    370s] 2020/05/03 10:48:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:56    370s] 2020/05/03 10:48:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:57    371s] % Begin Save clock tree data ... (date=05/03 10:48:57, mem=1531.8M)
[05/03 10:48:57    371s] % End Save clock tree data ... (date=05/03 10:48:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1531.8M, current mem=1531.8M)
[05/03 10:48:57    371s] Saving preference file pre_add_fillers/gui.pref.tcl ...
[05/03 10:48:57    371s] Saving mode setting ...
[05/03 10:48:57    371s] Saving root attributes to be loaded post write_db ...
[05/03 10:48:57    371s] Saving global file ...
[05/03 10:48:57    371s] Saving root attributes to be loaded previous write_db ...
[05/03 10:48:57    371s] 2020/05/03 10:48:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:57    371s] 2020/05/03 10:48:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:57    371s] Saving Drc markers ...
[05/03 10:48:57    371s] ... No Drc file written since there is no markers found.
[05/03 10:48:57    371s] % Begin Save routing data ... (date=05/03 10:48:57, mem=1531.9M)
[05/03 10:48:57    371s] Saving route file ...
[05/03 10:48:57    371s] 2020/05/03 10:48:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:57    371s] 2020/05/03 10:48:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:57    371s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2310.6M) ***
[05/03 10:48:57    371s] % End Save routing data ... (date=05/03 10:48:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1532.9M, current mem=1532.9M)
[05/03 10:48:57    371s] Saving floorplan file in separate thread ...
[05/03 10:48:57    371s] Saving PG Conn file in separate thread ...
[05/03 10:48:57    371s] Saving placement file in separate thread ...
[05/03 10:48:57    371s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:48:57    371s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2318.6M) ***
[05/03 10:48:57    371s] 2020/05/03 10:48:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:57    371s] 2020/05/03 10:48:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:57    371s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:57    371s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:57    371s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:48:57    371s] Saving property file pre_add_fillers/clb_tile.prop
[05/03 10:48:57    371s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2326.6M) ***
[05/03 10:48:58    371s] % Begin Save power constraints data ... (date=05/03 10:48:57, mem=1534.4M)
[05/03 10:48:58    371s] % End Save power constraints data ... (date=05/03 10:48:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1534.4M, current mem=1534.4M)
[05/03 10:48:58    371s] Saving rc congestion map pre_add_fillers/clb_tile.congmap.gz ...
[05/03 10:48:58    371s] 2020/05/03 10:48:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:48:58    371s] 2020/05/03 10:48:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:48:58    371s] Saving preRoute extracted patterns in file 'pre_add_fillers/clb_tile.techData.gz' ...
[05/03 10:48:58    371s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:48:58    371s] Saving CPF database ...
[05/03 10:48:58    371s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:48:59    372s] Generated self-contained design pre_add_fillers
[05/03 10:48:59    372s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:48:59    372s] #% End write_db save design ... (date=05/03 10:48:59, total cpu=0:00:01.7, real=0:00:03.0, peak res=1534.4M, current mem=1532.8M)
[05/03 10:48:59    372s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:48:59    372s] 
[05/03 10:48:59    372s] @file(par.tcl) 127: puts "ln -sfn pre_add_fillers latest" 
[05/03 10:48:59    372s] ln -sfn pre_add_fillers latest
[05/03 10:48:59    372s] @file(par.tcl) 128: ln -sfn pre_add_fillers latest
[05/03 10:48:59    372s] @file(par.tcl) 129: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM "
[05/03 10:48:59    372s] @file(par.tcl) 130: add_fillers
[05/03 10:48:59    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.5M
[05/03 10:48:59    372s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:48:59    372s] OPERPROF:   Starting FgcInit at level 2, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Finished FgcInit at level 2, CPU:0.010, REAL:0.006, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2279.5M
[05/03 10:48:59    372s] Core basic site is coreSite
[05/03 10:48:59    372s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2279.5M
[05/03 10:48:59    372s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:48:59    372s] SiteArray: use 511,152 bytes
[05/03 10:48:59    372s] SiteArray: current memory after site array memory allocatiion 2279.5M
[05/03 10:48:59    372s] SiteArray: FP blocked sites are writable
[05/03 10:48:59    372s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2279.5M
[05/03 10:48:59    372s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:48:59    372s] Mark StBox On SiteArr starts
[05/03 10:48:59    372s] Mark StBox On SiteArr ends
[05/03 10:48:59    372s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.190, REAL:0.090, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.190, REAL:0.091, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.270, REAL:0.180, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.280, REAL:0.187, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.280, REAL:0.187, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:48:59    372s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2279.5MB).
[05/03 10:48:59    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.221, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2279.5M
[05/03 10:48:59    372s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/03 10:48:59    372s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.003, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2279.5M
[05/03 10:48:59    372s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2279.5M
[05/03 10:49:01    374s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[05/03 10:49:01    374s] *INFO:   Added 1484 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 353 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 430 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 1173 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 1518 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 2795 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 3228 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:49:01    374s] *INFO: Total 10981 filler insts added - prefix FILLER_AO (CPU: 0:00:01.7).
[05/03 10:49:01    374s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:1.370, REAL:1.368, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2279.5M
[05/03 10:49:01    374s] For 10981 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 10:49:01    374s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.000, REAL:0.007, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:1.370, REAL:1.376, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:1.370, REAL:1.376, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2279.5M
[05/03 10:49:01    374s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2279.5M
[05/03 10:49:01    374s] @file(par.tcl) 131: puts "write_db pre_route_design" 
[05/03 10:49:01    374s] write_db pre_route_design
[05/03 10:49:01    374s] @file(par.tcl) 132: write_db pre_route_design
[05/03 10:49:01    374s] #% Begin write_db save design ... (date=05/03 10:49:01, mem=1538.0M)
[05/03 10:49:01    374s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:49:01    374s] % Begin Save ccopt configuration ... (date=05/03 10:49:01, mem=1538.0M)
[05/03 10:49:01    374s] % End Save ccopt configuration ... (date=05/03 10:49:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1538.2M, current mem=1538.2M)
[05/03 10:49:01    374s] % Begin Save netlist data ... (date=05/03 10:49:01, mem=1538.2M)
[05/03 10:49:01    374s] Writing Binary DB to pre_route_design/clb_tile.v.bin in multi-threaded mode...
[05/03 10:49:01    374s] % End Save netlist data ... (date=05/03 10:49:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1538.2M, current mem=1537.4M)
[05/03 10:49:01    374s] Saving symbol-table file in separate thread ...
[05/03 10:49:01    374s] Saving congestion map file in separate thread ...
[05/03 10:49:01    374s] Saving congestion map file pre_route_design/clb_tile.route.congmap.gz ...
[05/03 10:49:01    374s] % Begin Save AAE data ... (date=05/03 10:49:01, mem=1537.4M)
[05/03 10:49:01    374s] Saving AAE Data ...
[05/03 10:49:01    374s] % End Save AAE data ... (date=05/03 10:49:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.4M, current mem=1537.4M)
[05/03 10:49:01    374s] 2020/05/03 10:49:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:01    374s] 2020/05/03 10:49:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:01    374s] 2020/05/03 10:49:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:01    374s] 2020/05/03 10:49:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:01    374s] % Begin Save clock tree data ... (date=05/03 10:49:01, mem=1537.4M)
[05/03 10:49:02    374s] % End Save clock tree data ... (date=05/03 10:49:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1537.4M, current mem=1537.4M)
[05/03 10:49:02    374s] Saving preference file pre_route_design/gui.pref.tcl ...
[05/03 10:49:02    374s] Saving mode setting ...
[05/03 10:49:02    374s] Saving root attributes to be loaded post write_db ...
[05/03 10:49:02    375s] Saving global file ...
[05/03 10:49:02    375s] Saving root attributes to be loaded previous write_db ...
[05/03 10:49:02    375s] 2020/05/03 10:49:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:02    375s] 2020/05/03 10:49:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:02    375s] Saving Drc markers ...
[05/03 10:49:02    375s] ... No Drc file written since there is no markers found.
[05/03 10:49:02    375s] % Begin Save routing data ... (date=05/03 10:49:02, mem=1537.6M)
[05/03 10:49:02    375s] Saving route file ...
[05/03 10:49:02    375s] 2020/05/03 10:49:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:02    375s] 2020/05/03 10:49:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:02    375s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2332.6M) ***
[05/03 10:49:02    375s] % End Save routing data ... (date=05/03 10:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1538.5M, current mem=1538.5M)
[05/03 10:49:02    375s] Saving floorplan file in separate thread ...
[05/03 10:49:02    375s] Saving PG Conn file in separate thread ...
[05/03 10:49:02    375s] Saving placement file in separate thread ...
[05/03 10:49:02    375s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:49:02    375s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2348.6M) ***
[05/03 10:49:02    375s] 2020/05/03 10:49:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:02    375s] 2020/05/03 10:49:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:02    375s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:49:02    375s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:49:02    375s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:49:02    375s] Saving property file pre_route_design/clb_tile.prop
[05/03 10:49:02    375s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2348.6M) ***
[05/03 10:49:02    375s] % Begin Save power constraints data ... (date=05/03 10:49:02, mem=1540.1M)
[05/03 10:49:02    375s] % End Save power constraints data ... (date=05/03 10:49:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.1M, current mem=1540.1M)
[05/03 10:49:02    375s] Saving rc congestion map pre_route_design/clb_tile.congmap.gz ...
[05/03 10:49:03    375s] 2020/05/03 10:49:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:49:03    375s] 2020/05/03 10:49:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:49:03    375s] Saving preRoute extracted patterns in file 'pre_route_design/clb_tile.techData.gz' ...
[05/03 10:49:03    375s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:49:03    375s] Saving CPF database ...
[05/03 10:49:03    375s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/03 10:49:04    376s] Generated self-contained design pre_route_design
[05/03 10:49:04    376s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:49:04    376s] #% End write_db save design ... (date=05/03 10:49:04, total cpu=0:00:01.9, real=0:00:03.0, peak res=1540.1M, current mem=1537.0M)
[05/03 10:49:04    376s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:49:04    376s] 
[05/03 10:49:04    376s] @file(par.tcl) 133: puts "ln -sfn pre_route_design latest" 
[05/03 10:49:04    376s] ln -sfn pre_route_design latest
[05/03 10:49:04    376s] @file(par.tcl) 134: ln -sfn pre_route_design latest
[05/03 10:49:04    376s] @file(par.tcl) 135: puts "route_design" 
[05/03 10:49:04    376s] route_design
[05/03 10:49:04    376s] @file(par.tcl) 136: route_design
[05/03 10:49:04    376s] #% Begin route_design (date=05/03 10:49:04, mem=1537.0M)
[05/03 10:49:04    376s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.97 (MB), peak = 1895.28 (MB)
[05/03 10:49:04    376s] #**INFO: setDesignMode -flowEffort standard
[05/03 10:49:04    376s] #**INFO: multi-cut via swapping will be performed after routing.
[05/03 10:49:04    376s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[05/03 10:49:04    376s] OPERPROF: Starting checkPlace at level 1, MEM:2296.5M
[05/03 10:49:04    376s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/03 10:49:04    376s] OPERPROF:   Starting FgcInit at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.006, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.001, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2296.5M
[05/03 10:49:04    376s] Core basic site is coreSite
[05/03 10:49:04    376s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2296.5M
[05/03 10:49:04    376s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:49:04    376s] SiteArray: use 511,152 bytes
[05/03 10:49:04    376s] SiteArray: current memory after site array memory allocatiion 2296.5M
[05/03 10:49:04    376s] SiteArray: FP blocked sites are writable
[05/03 10:49:04    376s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.010, REAL:0.003, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.011, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.015, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2296.5M
[05/03 10:49:04    376s] 
[05/03 10:49:04    376s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.000, REAL:0.003, MEM:2296.5M
[05/03 10:49:04    376s] Begin checking placement ... (start mem=2296.5M, init mem=2296.5M)
[05/03 10:49:04    376s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.005, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.090, REAL:0.088, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.015, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.019, MEM:2296.5M
[05/03 10:49:04    376s] *info: Placed = 18220          (Fixed = 690)
[05/03 10:49:04    376s] *info: Unplaced = 0           
[05/03 10:49:04    376s] Placement Density:100.00%(29488/29488)
[05/03 10:49:04    376s] Placement Density (including fixed std cells):100.00%(29810/29810)
[05/03 10:49:04    376s] PowerDomain Density <AO>:92.93%(27403/29488)
[05/03 10:49:04    376s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.010, MEM:2296.5M
[05/03 10:49:04    376s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2296.5M)
[05/03 10:49:04    376s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.001, MEM:2296.5M
[05/03 10:49:04    376s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.203, MEM:2296.5M
[05/03 10:49:04    376s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/03 10:49:04    376s] 
[05/03 10:49:04    376s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/03 10:49:04    376s] *** Changed status on (0) nets in Clock.
[05/03 10:49:04    376s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2296.5M) ***
[05/03 10:49:04    376s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[05/03 10:49:04    376s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/03 10:49:05    376s] 
[05/03 10:49:05    376s] route_global_detail
[05/03 10:49:05    376s] 
[05/03 10:49:05    376s] #set_db route_design_detail_post_route_swap_via "multiCut"
[05/03 10:49:05    376s] #set_db route_design_bottom_routing_layer 2
[05/03 10:49:05    376s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[05/03 10:49:05    376s] #set_db route_design_reserve_space_for_multi_cut true
[05/03 10:49:05    376s] #set_db route_design_top_routing_layer 7
[05/03 10:49:05    376s] #set_db route_design_with_si_driven true
[05/03 10:49:05    376s] #set_db route_design_with_timing_driven true
[05/03 10:49:05    376s] #Start route_global_detail on Sun May  3 10:49:05 2020
[05/03 10:49:05    376s] #
[05/03 10:49:05    376s] #Generating timing data, please wait...
[05/03 10:49:05    376s] #6624 total nets, 0 already routed, 0 will ignore in trialRoute
[05/03 10:49:05    377s] #Reporting timing...
[05/03 10:49:06    378s] End AAE Lib Interpolated Model. (MEM=2291.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:49:06    381s] Total number of fetched objects 6664
[05/03 10:49:06    381s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:49:06    381s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:49:06    381s] End delay calculation. (MEM=2766.76 CPU=0:00:02.2 REAL=0:00:00.0)
[05/03 10:49:06    382s] ###############################################################
[05/03 10:49:06    382s] #  Generated by:      Cadence Innovus 18.10-p002_1
[05/03 10:49:06    382s] #  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
[05/03 10:49:06    382s] #  Generated on:      Sun May  3 10:49:06 2020
[05/03 10:49:06    382s] #  Design:            clb_tile
[05/03 10:49:06    382s] #  Command:           route_design
[05/03 10:49:06    382s] ###############################################################
[05/03 10:49:06    382s] #Normalized TNS: 1.00 1000.00 -6.00 -0.01 -5.65 -0.01
[05/03 10:49:06    382s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1610.33 (MB), peak = 1895.28 (MB)
[05/03 10:49:06    382s] #Library Standard Delay: 1.00ps
[05/03 10:49:06    382s] #Slack threshold: 2.00ps
[05/03 10:49:07    382s] ###############################################################
[05/03 10:49:07    382s] #  Generated by:      Cadence Innovus 18.10-p002_1
[05/03 10:49:07    382s] #  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
[05/03 10:49:07    382s] #  Generated on:      Sun May  3 10:49:07 2020
[05/03 10:49:07    382s] #  Design:            clb_tile
[05/03 10:49:07    382s] #  Command:           route_design
[05/03 10:49:07    382s] ###############################################################
[05/03 10:49:07    382s] #*** Analyzed 12 timing critical paths
[05/03 10:49:07    383s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1611.48 (MB), peak = 1895.28 (MB)
[05/03 10:49:07    383s] #Use bna from skp: 0
[05/03 10:49:11    386s] #Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1612.34 (MB), peak = 1895.28 (MB)
[05/03 10:49:11    387s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.88 (MB), peak = 1895.28 (MB)
[05/03 10:49:11    387s] #Current view: PVT_0P63V_100C.setup_view 
[05/03 10:49:12    388s] clb_tile
[05/03 10:49:12    388s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/03 10:49:12    388s] #Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:07, memory = 1193.21 (MB), peak = 1895.28 (MB)
[05/03 10:49:12    388s] #Done generating timing data.
[05/03 10:49:12    388s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_clk of net cfg_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_en of net cfg_scan_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_lut_we of net cfg_lut_we because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_in of net cfg_scan_in because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_out of net cfg_scan_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:49:12    388s] ### Net info: total nets: 6852
[05/03 10:49:12    388s] ### Net info: dirty nets: 0
[05/03 10:49:12    388s] ### Net info: marked as disconnected nets: 0
[05/03 10:49:12    388s] ### Net info: fully routed nets: 0
[05/03 10:49:12    388s] ### Net info: trivial (single pin) nets: 0
[05/03 10:49:12    388s] ### Net info: unrouted nets: 6852
[05/03 10:49:12    388s] ### Net info: re-extraction nets: 0
[05/03 10:49:12    388s] ### Net info: ignored nets: 0
[05/03 10:49:12    388s] ### Net info: skip routing nets: 0
[05/03 10:49:12    388s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:49:12    388s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/03 10:49:12    388s] #RTESIG:78da9594d16eda30148677bda7384a7bc124083e8e133b9794a6d2246811acbbd88d9581
[05/03 10:49:12    388s] #       a1d148828233953efd5ca9da4a39e02c977f3e7d39f975ecabebefd91c025421b2c18e31
[05/03 10:49:12    388s] #       ae11eee7a858ccf900592c87a8b47bf578137cbeba7e987de34c816d5a03bd9f75bdedc3
[05/03 10:49:12    388s] #       ea50e565b1849559e7edd6c2de585b549b2f6f3446c0a05754d66c4ce3a3a304ffc32da4
[05/03 10:49:12    388s] #       80206f6d1d40cf9aa6ca9b43ff1c9a2a084a9717e3d63a7c6f1bf7b20fedde341f50c913
[05/03 10:49:12    388s] #       58e7dbfddf21284625477312886208c1d096bb615155f5ef76afad29771a5514096d56f9
[05/03 10:49:12    388s] #       00c32c1b2fc21bd3fc325b7308b3db47bddc639a0e96cb176df2bbc38ffb6195577553b7
[05/03 10:49:12    388s] #       d66867d253c31fa6cb61688bd27d483766573716c3d5e51f5292030b59ccdc03bdf5b6ce
[05/03 10:49:12    388s] #       2dcda51c82a762f3e4d1a5b2932e45e1eb2855d25b75eaa612ef168844621870e68662be
[05/03 10:49:12    388s] #       a1902183b81bc801c3b803c825f04ec628f215824c7461849f91ac03c3fd8c42d742979f
[05/03 10:49:12    388s] #       4bfd83bb06dc2134aba22d2faf1822fa47e3ae2a7e79311c23bbac3472e556fff583efb8
[05/03 10:49:12    388s] #       cb770f0a775505775f27936cae478bd14c6a195b3d879368721a2da86c3e9abea5cfbb98
[05/03 10:49:12    388s] #       501ea713325d9c895fddb7d978347bc623f3693621b20519fe7372c2c90927a79c9c760a
[05/03 10:49:12    388s] #       c22908a7a09c8276268433219c09e54ccef4c9a84219d528232b651fbc9e4d1509f75e99
[05/03 10:49:12    388s] #       0e92dee3137304e9393e7194fa3de2d251fdf407fc538856
[05/03 10:49:12    388s] #
[05/03 10:49:12    388s] #RTESIG:78da9594d16eda30148677bda7384a7bc124083e8e133b9794a6d2246811acbbd88d9581
[05/03 10:49:12    388s] #       a1d148828233953efd5ca9da4a39e02c977f3e7d39f975ecabebefd91c025421b2c18e31
[05/03 10:49:12    388s] #       ae11eee7a858ccf900592c87a8b47bf578137cbeba7e987de34c816d5a03bd9f75bdedc3
[05/03 10:49:12    388s] #       ea50e565b1849559e7edd6c2de585b549b2f6f3446c0a05754d66c4ce3a3a304ffc32da4
[05/03 10:49:12    388s] #       80206f6d1d40cf9aa6ca9b43ff1c9a2a084a9717e3d63a7c6f1bf7b20fedde341f50c913
[05/03 10:49:12    388s] #       58e7dbfddf21284625477312886208c1d096bb615155f5ef76afad29771a5514096d56f9
[05/03 10:49:12    388s] #       00c32c1b2fc21bd3fc325b7308b3db47bddc639a0e96cb176df2bbc38ffb6195577553b7
[05/03 10:49:12    388s] #       d66867d253c31fa6cb61688bd27d483766573716c3d5e51f5292030b59ccdc03bdf5b6ce
[05/03 10:49:12    388s] #       2dcda51c82a762f3e4d1a5b2932e45e1eb2855d25b75eaa612ef168844621870e68662be
[05/03 10:49:12    388s] #       a1902183b81bc801c3b803c825f04ec628f215824c7461849f91ac03c3fd8c42d742979f
[05/03 10:49:12    388s] #       4bfd83bb06dc2134aba22d2faf1822fa47e3ae2a7e79311c23bbac3472e556fff583efb8
[05/03 10:49:12    388s] #       cb770f0a775505775f27936cae478bd14c6a195b3d879368721a2da86c3e9abea5cfbb98
[05/03 10:49:12    388s] #       501ea713325d9c895fddb7d978347bc623f3693621b20519fe7372c2c90927a79c9c760a
[05/03 10:49:12    388s] #       c22908a7a09c8276268433219c09e54ccef4c9a84219d528232b651fbc9e4d1509f75e99
[05/03 10:49:12    388s] #       0e92dee3137304e9393e7194fa3de2d251fdf407fc538856
[05/03 10:49:12    388s] #
[05/03 10:49:12    388s] #Start routing data preparation on Sun May  3 10:49:12 2020
[05/03 10:49:12    388s] #
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
[05/03 10:49:12    388s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[05/03 10:49:12    388s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:49:12    388s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:49:12    388s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:49:12    388s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:49:12    388s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:49:12    388s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:49:12    388s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:49:12    388s] #Voltage range [0.000 - 0.630] has 6674 nets.
[05/03 10:49:12    388s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:49:12    389s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:49:12    389s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:49:12    389s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:49:12    389s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 10:49:12    389s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[05/03 10:49:12    389s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:49:12    389s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:49:12    389s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:49:12    389s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:49:12    389s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[05/03 10:49:12    389s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[05/03 10:49:12    389s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[05/03 10:49:12    389s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:49:13    389s] #Regenerating Ggrids automatically.
[05/03 10:49:13    389s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:49:13    389s] #Using automatically generated G-grids.
[05/03 10:49:13    389s] #Done routing data preparation.
[05/03 10:49:13    389s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1229.76 (MB), peak = 1895.28 (MB)
[05/03 10:49:13    389s] #Start instance access analysis using 12 threads...
[05/03 10:49:13    390s] #Instance access analysis statistics:
[05/03 10:49:13    390s] #Cpu time = 00:00:01
[05/03 10:49:13    390s] #Elapsed time = 00:00:00
[05/03 10:49:13    390s] #Increased memory = 210.82 (MB)
[05/03 10:49:13    390s] #Total memory = 1440.73 (MB)
[05/03 10:49:13    390s] #Peak memory = 1895.28 (MB)
[05/03 10:49:13    390s] #
[05/03 10:49:13    390s] #Summary of active signal nets routing constraints set by OPT:
[05/03 10:49:13    390s] #	preferred routing layers      : 24
[05/03 10:49:13    390s] #	(M4)19 (M6)5 
[05/03 10:49:13    390s] #	preferred routing layer effort: 0
[05/03 10:49:13    390s] #	preferred extra space         : 0
[05/03 10:49:13    390s] #	preferred multi-cut via       : 0
[05/03 10:49:13    390s] #	avoid detour                  : 0
[05/03 10:49:13    390s] #	expansion ratio               : 0
[05/03 10:49:13    390s] #	net priority                  : 0
[05/03 10:49:13    390s] #	s2s control                   : 0
[05/03 10:49:13    390s] #	avoid chaining                : 0
[05/03 10:49:13    390s] #	inst-based stacking via       : 0
[05/03 10:49:13    390s] #
[05/03 10:49:13    390s] #Summary of active signal nets routing constraints set by USER:
[05/03 10:49:13    390s] #	preferred routing layers      : 0
[05/03 10:49:13    390s] #	preferred routing layer effort     : 0
[05/03 10:49:13    390s] #	preferred extra space              : 0
[05/03 10:49:13    390s] #	preferred multi-cut via            : 0
[05/03 10:49:13    390s] #	avoid detour                       : 0
[05/03 10:49:13    390s] #	net weight                         : 0
[05/03 10:49:13    390s] #	avoid chaining                     : 0
[05/03 10:49:13    390s] #	cell-based stacking via (required) : 0
[05/03 10:49:13    390s] #	cell-based stacking via (optional) : 0
[05/03 10:49:13    390s] #
[05/03 10:49:13    390s] #Start timing driven prevention iteration
[05/03 10:49:13    390s] #Setup timing driven global route constraints:
[05/03 10:49:13    390s] #Honor OPT layer assignment for 24 nets.
[05/03 10:49:13    390s] #Remove OPT layer assignment for 0 nets.
[05/03 10:49:13    390s] #Honor USER layer assignment for 0 nets.
[05/03 10:49:13    390s] #Remove USER layer assignment for 0 nets.
[05/03 10:49:13    390s] #layer M2: M2_RC = 6.23307e-11
[05/03 10:49:13    390s] #layer M3: M3_RC = 6.06854e-11
[05/03 10:49:13    390s] #layer M4: M4_RC = 3.79089e-11
[05/03 10:49:13    390s] #layer M5: M5_RC = 3.848e-11
[05/03 10:49:13    390s] #layer M6: M6_RC = 2.3933e-11
[05/03 10:49:13    390s] #layer M7: M7_RC = 2.55064e-11
[05/03 10:49:13    390s] #Metal stack 1: M2 - M3
[05/03 10:49:13    390s] #Metal stack 2: M4 - M5
[05/03 10:49:13    390s] #Metal stack 3: M6 - M7
[05/03 10:49:13    390s] #Prevention stack gain threshold: Min=0.2 ps, 1-stack=0.2 ps, 2-stack=0.2 ps
[05/03 10:49:13    390s] Creating channel graph for ccopt_4_5...
[05/03 10:49:13    390s] Creating channel graph for ccopt_4_5 done.
[05/03 10:49:13    390s] Creating channel graph for ccopt_6_7...
[05/03 10:49:13    390s] Creating channel graph for ccopt_6_7 done.
[05/03 10:49:13    391s] End AAE Lib Interpolated Model. (MEM=2147.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:49:13    391s] #Start building rc corner(s)...
[05/03 10:49:13    391s] #Number of RC Corner = 2
[05/03 10:49:13    391s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:49:13    391s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:49:13    391s] #LISD -> M1 (1)
[05/03 10:49:13    391s] #M1 -> M2 (2)
[05/03 10:49:13    391s] #M2 -> M3 (3)
[05/03 10:49:13    391s] #M3 -> M4 (4)
[05/03 10:49:13    391s] #M4 -> M5 (5)
[05/03 10:49:13    391s] #M5 -> M6 (6)
[05/03 10:49:13    391s] #M6 -> M7 (7)
[05/03 10:49:13    391s] #M7 -> M8 (8)
[05/03 10:49:13    391s] #M8 -> M9 (9)
[05/03 10:49:13    391s] #M9 -> Pad (10)
[05/03 10:49:13    391s] #SADV_On
[05/03 10:49:13    391s] # Corner(s) : 
[05/03 10:49:13    391s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:49:13    391s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:49:15    392s] # Corner id: 0
[05/03 10:49:15    392s] # Layout Scale: 1.000000
[05/03 10:49:15    392s] # Has Metal Fill model: yes
[05/03 10:49:15    392s] # Temperature was set
[05/03 10:49:15    392s] # Temperature : 0.000000
[05/03 10:49:15    392s] # Ref. Temp   : 25.000000
[05/03 10:49:15    392s] # Corner id: 1
[05/03 10:49:15    392s] # Layout Scale: 1.000000
[05/03 10:49:15    392s] # Has Metal Fill model: yes
[05/03 10:49:15    392s] # Temperature was set
[05/03 10:49:15    392s] # Temperature : 100.000000
[05/03 10:49:15    392s] # Ref. Temp   : 25.000000
[05/03 10:49:15    392s] #SADV_Off
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:49:15    392s] #
[05/03 10:49:15    392s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:49:15    392s] #total pattern=220 [20, 605]
[05/03 10:49:15    392s] #Generating the tQuantus model file automatically.
[05/03 10:49:15    392s] #num_tile=19228 avg_aspect_ratio=1.204440 
[05/03 10:49:15    392s] #Vertical num_row 51 per_row= 372 halo= 49000 
[05/03 10:49:15    392s] #hor_num_col = 85 final aspect_ratio= 1.292968
[05/03 10:49:50    427s] #Build RC corners: cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1403.32 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    430s] Creating channel graph for ccopt_2_3...
[05/03 10:49:53    430s] Creating channel graph for ccopt_2_3 done.
[05/03 10:49:53    430s] #7 nets (290.48 um) assigned to layer M6 and 0 nets (0 um) assigned to layer M4
[05/03 10:49:53    430s] #0 inserted nodes are removed
[05/03 10:49:53    430s] #Honor OPT extra spacing for 0 nets.
[05/03 10:49:53    430s] #Remove OPT extra spacing for 0 nets.
[05/03 10:49:53    430s] #Honor USER extra spacing for 0 nets.
[05/03 10:49:53    430s] #Remove USER extra spacing for 0 nets.
[05/03 10:49:53    430s] #35 critical nets are selected for extra spacing.
[05/03 10:49:53    430s] #Honor OPT detour control for 0 nets.
[05/03 10:49:53    430s] #Remove OPT detour control for 0 nets.
[05/03 10:49:53    430s] #Honor USER detour control for 0 nets.
[05/03 10:49:53    430s] #Remove USER detour control for 0 nets.
[05/03 10:49:53    430s] #48 critical nets are selected for detour control.
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #--------------------------------------------------------
[05/03 10:49:53    430s] # Summary of active signal nets routing constraints
[05/03 10:49:53    430s] #  Avoid Detour             : 48
[05/03 10:49:53    430s] #  Max Expansion Ratio      : 0
[05/03 10:49:53    430s] #  Cell-based Stacking Via  : 0
[05/03 10:49:53    430s] #  Inst-based Stacking Via  : 0
[05/03 10:49:53    430s] #  Prefer Extra Space       : 35
[05/03 10:49:53    430s] #  Prefer Multi-cut Via     : 0
[05/03 10:49:53    430s] #  S2s Control              : 0
[05/03 10:49:53    430s] #  Preferred Layer Effort   : 31
[05/03 10:49:53    430s] #  Bottom Preferred Layer
[05/03 10:49:53    430s] #  Layer M4               : 19
[05/03 10:49:53    430s] #  Layer M6               : 12
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #--------------------------------------------------------
[05/03 10:49:53    430s] #Done timing-driven prevention
[05/03 10:49:53    430s] #cpu time = 00:00:40, elapsed time = 00:00:41, memory = 1305.84 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    430s] #Using multithreading with 12 threads.
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Finished routing data preparation on Sun May  3 10:49:53 2020
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Cpu time = 00:00:00
[05/03 10:49:53    430s] #Elapsed time = 00:00:00
[05/03 10:49:53    430s] #Increased memory = 0.02 (MB)
[05/03 10:49:53    430s] #Total memory = 1305.86 (MB)
[05/03 10:49:53    430s] #Peak memory = 1895.28 (MB)
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Start global routing on Sun May  3 10:49:53 2020
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Number of eco nets is 0
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Start global routing data preparation on Sun May  3 10:49:53 2020
[05/03 10:49:53    430s] #
[05/03 10:49:53    430s] #Start routing resource analysis on Sun May  3 10:49:53 2020
[05/03 10:49:53    430s] #
[05/03 10:49:53    431s] #Routing resource analysis is done on Sun May  3 10:49:53 2020
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #  Resource Analysis:
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 10:49:53    431s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 10:49:53    431s] #  --------------------------------------------------------------
[05/03 10:49:53    431s] #  M1             V        1388           0        6417   100.00%
[05/03 10:49:53    431s] #  M2             H         966           0        6417     0.00%
[05/03 10:49:53    431s] #  M3             V        1318          70        6417     0.00%
[05/03 10:49:53    431s] #  M4             H         726          38        6417     1.46%
[05/03 10:49:53    431s] #  M5             V         873          52        6417     2.15%
[05/03 10:49:53    431s] #  M6             H         323          24        6417     0.02%
[05/03 10:49:53    431s] #  M7             V         439          24        6417     1.09%
[05/03 10:49:53    431s] #  M8             H          11         379        6417    95.65%
[05/03 10:49:53    431s] #  M9             V          14         541        6417    95.70%
[05/03 10:49:53    431s] #  --------------------------------------------------------------
[05/03 10:49:53    431s] #  Total                   6058      24.71%       57753    32.90%
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #  35 nets (0.51%) with 1 preferred extra spacing.
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #Global routing data preparation is done on Sun May  3 10:49:53 2020
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.73 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.74 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #Route nets in 1/3 round...
[05/03 10:49:53    431s] #start global routing iteration 1...
[05/03 10:49:53    431s] #Initial_route: 0.00654
[05/03 10:49:53    431s] #Reroute: 0.00605
[05/03 10:49:53    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.39 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #start global routing iteration 2...
[05/03 10:49:53    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.45 (MB), peak = 1895.28 (MB)
[05/03 10:49:53    431s] #
[05/03 10:49:53    431s] #Route nets in 2/3 round...
[05/03 10:49:53    431s] #start global routing iteration 3...
[05/03 10:49:54    431s] #Initial_route: 0.03206
[05/03 10:49:54    431s] #Reroute: 0.00067
[05/03 10:49:54    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1895.28 (MB)
[05/03 10:49:54    431s] #
[05/03 10:49:54    431s] #start global routing iteration 4...
[05/03 10:49:54    431s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1895.28 (MB)
[05/03 10:49:54    431s] #
[05/03 10:49:54    431s] #Route nets in 3/3 round...
[05/03 10:49:54    431s] #start global routing iteration 5...
[05/03 10:49:55    432s] #Initial_route: 1.16680
[05/03 10:49:57    434s] #Reroute: 1.65686
[05/03 10:49:57    434s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1310.06 (MB), peak = 1895.28 (MB)
[05/03 10:49:57    434s] #
[05/03 10:49:57    434s] #start global routing iteration 6...
[05/03 10:49:58    435s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1311.48 (MB), peak = 1895.28 (MB)
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
[05/03 10:49:58    435s] #Total number of routable nets = 6623.
[05/03 10:49:58    435s] #Total number of nets in the design = 6852.
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #6623 routable nets have only global wires.
[05/03 10:49:58    435s] #68 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Routed nets constraints summary:
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #      Default                 35           31             13            6555  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #        Total                 35           31             13            6555  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Routing constraints summary of the whole design:
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #      Default                 35           31             13            6555  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #        Total                 35           31             13            6555  
[05/03 10:49:58    435s] #----------------------------------------------------------------------------
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #                 OverCon       OverCon          
[05/03 10:49:58    435s] #                  #Gcell        #Gcell    %Gcell
[05/03 10:49:58    435s] #     Layer           (1)           (2)   OverCon
[05/03 10:49:58    435s] #  ----------------------------------------------
[05/03 10:49:58    435s] #  M2            0(0.00%)      0(0.00%)   (0.00%)
[05/03 10:49:58    435s] #  M3            0(0.00%)      0(0.00%)   (0.00%)
[05/03 10:49:58    435s] #  M4            1(0.02%)      0(0.00%)   (0.02%)
[05/03 10:49:58    435s] #  M5            1(0.02%)      0(0.00%)   (0.02%)
[05/03 10:49:58    435s] #  M6            5(0.08%)      2(0.03%)   (0.11%)
[05/03 10:49:58    435s] #  M7            0(0.00%)      2(0.03%)   (0.03%)
[05/03 10:49:58    435s] #  ----------------------------------------------
[05/03 10:49:58    435s] #     Total      7(0.02%)      4(0.01%)   (0.03%)
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[05/03 10:49:58    435s] #  Overflow after GR: 0.02% H + 0.01% V
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:49:58    435s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:49:58    435s] #Hotspot report including placement blocked areas
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] |    M1(V)   |       1645.00 |       1645.00 |
[05/03 10:49:58    435s] [hotspot] |    M2(H)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M3(V)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M4(H)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M5(V)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M6(H)   |          1.00 |          1.00 |
[05/03 10:49:58    435s] [hotspot] |    M7(V)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M8(H)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] |    M9(V)   |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] |   worst    | (M1)  1645.00 | (M1)  1645.00 |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:49:58    435s] [hotspot] | all layers |          0.00 |          0.00 |
[05/03 10:49:58    435s] [hotspot] +------------+---------------+---------------+
[05/03 10:49:58    435s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:49:58    435s] #Complete Global Routing.
[05/03 10:49:58    435s] #Total number of nets with non-default rule or having extra spacing = 35
[05/03 10:49:58    435s] #Total wire length = 77362 um.
[05/03 10:49:58    435s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M2 = 22295 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M3 = 30235 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M4 = 16635 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M5 = 6447 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M6 = 1146 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M7 = 603 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:49:58    435s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:49:58    435s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:49:58    435s] #Total number of vias = 35181
[05/03 10:49:58    435s] #Up-Via Summary (total 35181):
[05/03 10:49:58    435s] #           
[05/03 10:49:58    435s] #-----------------------
[05/03 10:49:58    435s] # M1              19618
[05/03 10:49:58    435s] # M2              13329
[05/03 10:49:58    435s] # M3               1585
[05/03 10:49:58    435s] # M4                469
[05/03 10:49:58    435s] # M5                118
[05/03 10:49:58    435s] # M6                 62
[05/03 10:49:58    435s] #-----------------------
[05/03 10:49:58    435s] #                 35181 
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Total number of involved regular nets 1175
[05/03 10:49:58    435s] #Maximum src to sink distance  252.2
[05/03 10:49:58    435s] #Average of max src_to_sink distance  30.3
[05/03 10:49:58    435s] #Average of ave src_to_sink distance  20.7
[05/03 10:49:58    435s] #Max overcon = 2 tracks.
[05/03 10:49:58    435s] #Total overcon = 0.03%.
[05/03 10:49:58    435s] #Worst layer Gcell overcon rate = 0.11%.
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Global routing statistics:
[05/03 10:49:58    435s] #Cpu time = 00:00:05
[05/03 10:49:58    435s] #Elapsed time = 00:00:04
[05/03 10:49:58    435s] #Increased memory = 12.81 (MB)
[05/03 10:49:58    435s] #Total memory = 1318.67 (MB)
[05/03 10:49:58    435s] #Peak memory = 1895.28 (MB)
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #Finished global routing on Sun May  3 10:49:58 2020
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #
[05/03 10:49:58    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.78 (MB), peak = 1895.28 (MB)
[05/03 10:49:58    435s] #Start Track Assignment.
[05/03 10:49:59    436s] #Done with 9186 horizontal wires in 1 hboxes and 9138 vertical wires in 1 hboxes.
[05/03 10:49:59    437s] #Done with 2393 horizontal wires in 1 hboxes and 1421 vertical wires in 1 hboxes.
[05/03 10:50:00    437s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/03 10:50:00    437s] #
[05/03 10:50:00    437s] #Track assignment summary:
[05/03 10:50:00    437s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/03 10:50:00    437s] #------------------------------------------------------------------------
[05/03 10:50:00    437s] # M2         22046.72 	  0.04%  	  0.00% 	  0.01%
[05/03 10:50:00    437s] # M3         29856.07 	  0.02%  	  0.00% 	  0.00%
[05/03 10:50:00    437s] # M4         16628.78 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:00    437s] # M5          6459.27 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:00    437s] # M6          1146.50 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:00    437s] # M7           602.74 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:00    437s] #------------------------------------------------------------------------
[05/03 10:50:00    437s] # All       76740.08  	  0.02% 	  0.00% 	  0.00%
[05/03 10:50:00    437s] #Complete Track Assignment.
[05/03 10:50:00    437s] #Total number of nets with non-default rule or having extra spacing = 35
[05/03 10:50:00    437s] #Total wire length = 78272 um.
[05/03 10:50:00    437s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M2 = 23091 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M3 = 30219 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M4 = 16731 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M5 = 6482 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M6 = 1145 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M7 = 604 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:50:00    437s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:50:00    437s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:50:00    437s] #Total number of vias = 35181
[05/03 10:50:00    437s] #Up-Via Summary (total 35181):
[05/03 10:50:00    437s] #           
[05/03 10:50:00    437s] #-----------------------
[05/03 10:50:00    437s] # M1              19618
[05/03 10:50:00    437s] # M2              13329
[05/03 10:50:00    437s] # M3               1585
[05/03 10:50:00    437s] # M4                469
[05/03 10:50:00    437s] # M5                118
[05/03 10:50:00    437s] # M6                 62
[05/03 10:50:00    437s] #-----------------------
[05/03 10:50:00    437s] #                 35181 
[05/03 10:50:00    437s] #
[05/03 10:50:00    437s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1315.43 (MB), peak = 1895.28 (MB)
[05/03 10:50:00    437s] #
[05/03 10:50:00    437s] #number of short segments in preferred routing layers
[05/03 10:50:00    437s] #	M4        M5        M6        M7        Total 
[05/03 10:50:00    437s] #	57        38        20        7         122       
[05/03 10:50:00    437s] #
[05/03 10:50:00    437s] #Start post global route fixing for timing critical nets ...
[05/03 10:50:00    437s] #
[05/03 10:50:00    437s] #* Updating design timing data...
[05/03 10:50:00    437s] #Extracting RC...
[05/03 10:50:06    446s] 2020/05/03 10:50:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:50:06    446s] 2020/05/03 10:50:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:50:07    446s] 2020/05/03 10:50:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:50:07    446s] 2020/05/03 10:50:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:50:07    446s] 2020/05/03 10:50:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:50:07    446s] 2020/05/03 10:50:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:50:07    446s] Un-suppress "**WARN ..." messages.
[05/03 10:50:07    446s] #Reporting timing...
[05/03 10:50:08    449s] End AAE Lib Interpolated Model. (MEM=2412.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:50:08    449s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_ONQYqB.rcdb.d/clb_tile.rcdb.d' for reading.
[05/03 10:50:08    449s] Reading RCDB with compressed RC data.
[05/03 10:50:08    449s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2412.3M)
[05/03 10:50:08    449s] AAE_INFO: 12 threads acquired from CTE.
[05/03 10:50:09    452s] Total number of fetched objects 6664
[05/03 10:50:09    452s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:50:09    452s] AAE_INFO-618: Total number of nets in the design is 6852,  98.3 percent of the nets selected for SI analysis
[05/03 10:50:09    452s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:50:09    452s] End delay calculation. (MEM=2879.75 CPU=0:00:02.9 REAL=0:00:01.0)
[05/03 10:50:09    453s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2879.8M)
[05/03 10:50:09    453s] Starting SI iteration 2
[05/03 10:50:09    453s] Calculate early delays in OCV mode...
[05/03 10:50:09    453s] Calculate late delays in OCV mode...
[05/03 10:50:09    453s] Start delay calculation (fullDC) (12 T). (MEM=2522.12)
[05/03 10:50:09    454s] End AAE Lib Interpolated Model. (MEM=2522.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:50:09    454s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/03 10:50:09    454s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 6664. 
[05/03 10:50:09    454s] Total number of fetched objects 6664
[05/03 10:50:09    454s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:50:09    454s] AAE_INFO-618: Total number of nets in the design is 6852,  2.6 percent of the nets selected for SI analysis
[05/03 10:50:09    454s] End delay calculation. (MEM=2928.92 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 10:50:09    454s] End delay calculation (fullDC). (MEM=2928.92 CPU=0:00:00.4 REAL=0:00:00.0)
[05/03 10:50:09    454s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2928.9M) ***
[05/03 10:50:09    455s] ###############################################################
[05/03 10:50:09    455s] #  Generated by:      Cadence Innovus 18.10-p002_1
[05/03 10:50:09    455s] #  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
[05/03 10:50:09    455s] #  Generated on:      Sun May  3 10:50:09 2020
[05/03 10:50:09    455s] #  Design:            clb_tile
[05/03 10:50:09    455s] #  Command:           route_design
[05/03 10:50:09    455s] ###############################################################
[05/03 10:50:09    455s] #Normalized TNS: 1.00 1000.00 -342.00 -0.34 -265.45 -0.27
[05/03 10:50:09    455s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1642.85 (MB), peak = 1895.28 (MB)
[05/03 10:50:09    455s] #Library Standard Delay: 1.00ps
[05/03 10:50:09    455s] #Slack threshold: 0.00ps
[05/03 10:50:10    455s] ###############################################################
[05/03 10:50:10    455s] #  Generated by:      Cadence Innovus 18.10-p002_1
[05/03 10:50:10    455s] #  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
[05/03 10:50:10    455s] #  Generated on:      Sun May  3 10:50:10 2020
[05/03 10:50:10    455s] #  Design:            clb_tile
[05/03 10:50:10    455s] #  Command:           route_design
[05/03 10:50:10    455s] ###############################################################
[05/03 10:50:10    455s] #*** Analyzed 20 timing critical paths
[05/03 10:50:10    455s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1643.84 (MB), peak = 1895.28 (MB)
[05/03 10:50:10    455s] #Use bna from skp: 0
[05/03 10:50:10    455s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.84 (MB), peak = 1895.28 (MB)
[05/03 10:50:11    456s] Worst slack reported in the design = 9434.757812 (late)
[05/03 10:50:11    456s] 
[05/03 10:50:11    456s] *** writeDesignTiming (0:00:00.7) ***
[05/03 10:50:11    456s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1644.09 (MB), peak = 1895.28 (MB)
[05/03 10:50:11    456s] Un-suppress "**WARN ..." messages.
[05/03 10:50:12    457s] Current (total cpu=0:07:38, real=0:04:11, peak res=1895.3M, current mem=1297.5M)
[05/03 10:50:12    457s] clb_tile
[05/03 10:50:12    457s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1306.0M, current mem=1306.0M)
[05/03 10:50:12    457s] Current (total cpu=0:07:38, real=0:04:11, peak res=1895.3M, current mem=1306.0M)
[05/03 10:50:12    457s] #Number of victim nets: 0
[05/03 10:50:12    457s] #Number of aggressor nets: 0
[05/03 10:50:12    457s] #Number of weak nets: 109
[05/03 10:50:12    457s] #Number of critical nets: 108
[05/03 10:50:12    457s] #	level 1 [ -45.5,  -15.4]: 102 nets
[05/03 10:50:12    457s] #	level 2 [ -45.5,  -45.5]: 3 nets
[05/03 10:50:12    457s] #	level 3 [ -45.5,  -45.5]: 3 nets
[05/03 10:50:12    457s] #Total number of nets: 6623
[05/03 10:50:12    457s] AAE DB initialization (MEM=2159.07 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/03 10:50:12    458s] #Total number of significant detoured timing critical nets is 0
[05/03 10:50:12    458s] #Total number of selected detoured timing critical nets is 0
[05/03 10:50:12    458s] #7 critical nets are selected for extra spacing.
[05/03 10:50:12    458s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=1 ps, 2-stack=2 ps
[05/03 10:50:13    458s] AAE DB initialization (MEM=2159.07 CPU=0:00:00.2 REAL=0:00:01.0) 
[05/03 10:50:13    458s] Start AAE Lib Loading. (MEM=2159.07)
[05/03 10:50:13    459s] End AAE Lib Loading. (MEM=2187.69 CPU=0:00:00.2 Real=0:00:00.0)
[05/03 10:50:13    459s] End AAE Lib Interpolated Model. (MEM=2190.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:50:13    459s] #Start building rc corner(s)...
[05/03 10:50:13    459s] #Number of RC Corner = 2
[05/03 10:50:13    459s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:50:13    459s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:50:13    459s] #LISD -> M1 (1)
[05/03 10:50:13    459s] #M1 -> M2 (2)
[05/03 10:50:13    459s] #M2 -> M3 (3)
[05/03 10:50:13    459s] #M3 -> M4 (4)
[05/03 10:50:13    459s] #M4 -> M5 (5)
[05/03 10:50:13    459s] #M5 -> M6 (6)
[05/03 10:50:13    459s] #M6 -> M7 (7)
[05/03 10:50:13    459s] #M7 -> M8 (8)
[05/03 10:50:13    459s] #M8 -> M9 (9)
[05/03 10:50:13    459s] #M9 -> Pad (10)
[05/03 10:50:13    459s] #SADV_On
[05/03 10:50:13    459s] # Corner(s) : 
[05/03 10:50:13    459s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:50:13    459s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:50:15    460s] # Corner id: 0
[05/03 10:50:15    460s] # Layout Scale: 1.000000
[05/03 10:50:15    460s] # Has Metal Fill model: yes
[05/03 10:50:15    460s] # Temperature was set
[05/03 10:50:15    460s] # Temperature : 0.000000
[05/03 10:50:15    460s] # Ref. Temp   : 25.000000
[05/03 10:50:15    460s] # Corner id: 1
[05/03 10:50:15    460s] # Layout Scale: 1.000000
[05/03 10:50:15    460s] # Has Metal Fill model: yes
[05/03 10:50:15    460s] # Temperature was set
[05/03 10:50:15    460s] # Temperature : 100.000000
[05/03 10:50:15    460s] # Ref. Temp   : 25.000000
[05/03 10:50:15    460s] #SADV_Off
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:50:15    460s] #
[05/03 10:50:15    460s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:50:15    460s] #total pattern=220 [20, 605]
[05/03 10:50:15    460s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 10:50:15    460s] #found CAPMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:50:15    460s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 10:50:15    460s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 10:50:15    460s] #number model r/c [2,1] [20,605] read
[05/03 10:50:15    460s] #0 rcmodel(s) requires rebuild
[05/03 10:50:15    460s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.15 (MB), peak = 1895.28 (MB)
[05/03 10:50:18    463s] #0 nets (0 um) assigned to layer M6 and 0 nets (0 um) assigned to layer M4
[05/03 10:50:18    463s] #0 inserted nodes are removed
[05/03 10:50:18    464s] #
[05/03 10:50:18    464s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 10:50:18    464s] #
[05/03 10:50:18    464s] #                 OverCon       OverCon          
[05/03 10:50:18    464s] #                  #Gcell        #Gcell    %Gcell
[05/03 10:50:18    464s] #     Layer           (1)           (2)   OverCon
[05/03 10:50:18    464s] #  ----------------------------------------------
[05/03 10:50:18    464s] #  M2            0(0.00%)      0(0.00%)   (0.00%)
[05/03 10:50:18    464s] #  M3            0(0.00%)      0(0.00%)   (0.00%)
[05/03 10:50:18    464s] #  M4            1(0.02%)      0(0.00%)   (0.02%)
[05/03 10:50:18    464s] #  M5            1(0.02%)      0(0.00%)   (0.02%)
[05/03 10:50:18    464s] #  M6            5(0.08%)      2(0.03%)   (0.11%)
[05/03 10:50:18    464s] #  M7            0(0.00%)      2(0.03%)   (0.03%)
[05/03 10:50:18    464s] #  ----------------------------------------------
[05/03 10:50:18    464s] #     Total      7(0.02%)      4(0.01%)   (0.03%)
[05/03 10:50:18    464s] #
[05/03 10:50:18    464s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[05/03 10:50:18    464s] #  Overflow after GR: 0.02% H + 0.01% V
[05/03 10:50:18    464s] #
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:50:18    464s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:50:18    464s] #Hotspot report including placement blocked areas
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] |    M1(V)   |       1645.00 |       1645.00 |
[05/03 10:50:18    464s] [hotspot] |    M2(H)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M3(V)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M4(H)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M5(V)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M6(H)   |          1.00 |          1.00 |
[05/03 10:50:18    464s] [hotspot] |    M7(V)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M8(H)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] |    M9(V)   |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] |   worst    | (M1)  1645.00 | (M1)  1645.00 |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:50:18    464s] [hotspot] | all layers |          0.00 |          0.00 |
[05/03 10:50:18    464s] [hotspot] +------------+---------------+---------------+
[05/03 10:50:18    464s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:50:18    464s] #Max overcon = 2 tracks.
[05/03 10:50:18    464s] #Total overcon = 0.03%.
[05/03 10:50:18    464s] #Worst layer Gcell overcon rate = 0.11%.
[05/03 10:50:19    464s] #Complete Global Routing.
[05/03 10:50:19    464s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:50:19    464s] #Total wire length = 78320 um.
[05/03 10:50:19    464s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M2 = 23345 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M3 = 30038 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M4 = 16721 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M5 = 6469 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M6 = 1141 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M7 = 607 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:50:19    464s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:50:19    464s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:50:19    464s] #Total number of vias = 35181
[05/03 10:50:19    464s] #Up-Via Summary (total 35181):
[05/03 10:50:19    464s] #           
[05/03 10:50:19    464s] #-----------------------
[05/03 10:50:19    464s] # M1              19618
[05/03 10:50:19    464s] # M2              13329
[05/03 10:50:19    464s] # M3               1585
[05/03 10:50:19    464s] # M4                469
[05/03 10:50:19    464s] # M5                118
[05/03 10:50:19    464s] # M6                 62
[05/03 10:50:19    464s] #-----------------------
[05/03 10:50:19    464s] #                 35181 
[05/03 10:50:19    464s] #
[05/03 10:50:19    464s] #Total number of involved regular nets 1175
[05/03 10:50:19    464s] #Maximum src to sink distance  252.6
[05/03 10:50:19    464s] #Average of max src_to_sink distance  30.9
[05/03 10:50:19    464s] #Average of ave src_to_sink distance  21.1
[05/03 10:50:19    464s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1346.51 (MB), peak = 1895.28 (MB)
[05/03 10:50:19    464s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.51 (MB), peak = 1895.28 (MB)
[05/03 10:50:19    464s] #* Importing design timing data...
[05/03 10:50:19    464s] #Number of victim nets: 0
[05/03 10:50:19    464s] #Number of aggressor nets: 0
[05/03 10:50:19    464s] #Number of weak nets: 109
[05/03 10:50:19    464s] #Number of critical nets: 108
[05/03 10:50:19    464s] #	level 1 [ -45.5,  -15.4]: 102 nets
[05/03 10:50:19    464s] #	level 2 [ -45.5,  -45.5]: 3 nets
[05/03 10:50:19    464s] #	level 3 [ -45.5,  -45.5]: 3 nets
[05/03 10:50:19    464s] #Total number of nets: 6623
[05/03 10:50:19    464s] #
[05/03 10:50:19    464s] #timing driven effort level: 3
[05/03 10:50:19    464s] #Start Track Assignment With Timing Driven.
[05/03 10:50:19    465s] #Done with 374 horizontal wires in 1 hboxes and 309 vertical wires in 1 hboxes.
[05/03 10:50:19    465s] #Done with 67 horizontal wires in 1 hboxes and 71 vertical wires in 1 hboxes.
[05/03 10:50:20    465s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/03 10:50:20    465s] #
[05/03 10:50:20    465s] #Track assignment summary:
[05/03 10:50:20    465s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/03 10:50:20    465s] #------------------------------------------------------------------------
[05/03 10:50:20    465s] # M2         22017.71 	  0.01%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] # M3         29854.16 	  0.01%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] # M4         16625.87 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] # M5          6458.66 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] # M6          1146.08 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] # M7           602.46 	  0.00%  	  0.00% 	  0.00%
[05/03 10:50:20    465s] #------------------------------------------------------------------------
[05/03 10:50:20    465s] # All       76704.93  	  0.01% 	  0.00% 	  0.00%
[05/03 10:50:20    465s] #Complete Track Assignment With Timing Driven.
[05/03 10:50:20    465s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:50:20    465s] #Total wire length = 78157 um.
[05/03 10:50:20    465s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M2 = 23174 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M3 = 30038 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M4 = 16727 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M5 = 6475 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M6 = 1141 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M7 = 602 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:50:20    465s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:50:20    465s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:50:20    465s] #Total number of vias = 35181
[05/03 10:50:20    465s] #Up-Via Summary (total 35181):
[05/03 10:50:20    465s] #           
[05/03 10:50:20    465s] #-----------------------
[05/03 10:50:20    465s] # M1              19618
[05/03 10:50:20    465s] # M2              13329
[05/03 10:50:20    465s] # M3               1585
[05/03 10:50:20    465s] # M4                469
[05/03 10:50:20    465s] # M5                118
[05/03 10:50:20    465s] # M6                 62
[05/03 10:50:20    465s] #-----------------------
[05/03 10:50:20    465s] #                 35181 
[05/03 10:50:20    465s] #
[05/03 10:50:20    465s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1353.27 (MB), peak = 1895.28 (MB)
[05/03 10:50:20    465s] #
[05/03 10:50:20    465s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 10:50:20    465s] #Cpu time = 00:01:17
[05/03 10:50:20    465s] #Elapsed time = 00:01:08
[05/03 10:50:20    465s] #Increased memory = 125.77 (MB)
[05/03 10:50:20    465s] #Total memory = 1339.52 (MB)
[05/03 10:50:20    465s] #Peak memory = 1895.28 (MB)
[05/03 10:50:20    465s] #Using multithreading with 12 threads.
[05/03 10:50:20    466s] #Start reading timing information from file .timing_file_18334.tif.gz ...
[05/03 10:50:20    466s] #Read in timing information for 206 ports, 6549 instances from timing file .timing_file_18334.tif.gz.
[05/03 10:50:20    466s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:50:20    466s] #
[05/03 10:50:20    466s] #Start Detail Routing..
[05/03 10:50:20    466s] #start initial detail routing ...
[05/03 10:50:20    466s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[05/03 10:51:09    515s] #   number of violations = 111
[05/03 10:51:09    515s] #
[05/03 10:51:09    515s] #    By Layer and Type :
[05/03 10:51:09    515s] #	         MetSpc   EOLSpc   CutSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:09    515s] #	M1           15        0        0       10        0        0        0       25
[05/03 10:51:09    515s] #	M2            0        5        0        0        8       15       49       77
[05/03 10:51:09    515s] #	M3            1        1        3        0        0        0        0        5
[05/03 10:51:09    515s] #	M4            0        0        0        4        0        0        0        4
[05/03 10:51:09    515s] #	Totals       16        6        3       14        8       15       49      111
[05/03 10:51:09    515s] #cpu time = 00:00:50, elapsed time = 00:00:49, memory = 1542.28 (MB), peak = 1895.28 (MB)
[05/03 10:51:09    515s] #start 1st optimization iteration ...
[05/03 10:51:12    518s] #   number of violations = 48
[05/03 10:51:12    518s] #
[05/03 10:51:12    518s] #    By Layer and Type :
[05/03 10:51:12    518s] #	         MetSpc    EolKO   WidTbl   OffGrd   Totals
[05/03 10:51:12    518s] #	M1            2        1        0        0        3
[05/03 10:51:12    518s] #	M2            0        0        1       44       45
[05/03 10:51:12    518s] #	Totals        2        1        1       44       48
[05/03 10:51:12    518s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1552.07 (MB), peak = 1895.28 (MB)
[05/03 10:51:12    518s] #start 2nd optimization iteration ...
[05/03 10:51:14    520s] #   number of violations = 87
[05/03 10:51:14    520s] #
[05/03 10:51:14    520s] #    By Layer and Type :
[05/03 10:51:14    520s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:14    520s] #	M1           13        9        0        0        0       22
[05/03 10:51:14    520s] #	M2            0        0        8        7       50       65
[05/03 10:51:14    520s] #	Totals       13        9        8        7       50       87
[05/03 10:51:14    520s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1555.23 (MB), peak = 1895.28 (MB)
[05/03 10:51:14    520s] #start 3rd optimization iteration ...
[05/03 10:51:16    522s] #   number of violations = 62
[05/03 10:51:16    522s] #
[05/03 10:51:16    522s] #    By Layer and Type :
[05/03 10:51:16    522s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:16    522s] #	M1            7        5        0        0        0       12
[05/03 10:51:16    522s] #	M2            0        0        5        1       44       50
[05/03 10:51:16    522s] #	Totals        7        5        5        1       44       62
[05/03 10:51:16    522s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1557.72 (MB), peak = 1895.28 (MB)
[05/03 10:51:16    522s] #start 4th optimization iteration ...
[05/03 10:51:18    524s] #   number of violations = 57
[05/03 10:51:18    524s] #
[05/03 10:51:18    524s] #    By Layer and Type :
[05/03 10:51:18    524s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:18    524s] #	M1            4        3        0        0        0        7
[05/03 10:51:18    524s] #	M2            0        0        3        1       46       50
[05/03 10:51:18    524s] #	Totals        4        3        3        1       46       57
[05/03 10:51:18    524s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1561.33 (MB), peak = 1895.28 (MB)
[05/03 10:51:18    524s] #start 5th optimization iteration ...
[05/03 10:51:21    527s] #   number of violations = 57
[05/03 10:51:21    527s] #
[05/03 10:51:21    527s] #    By Layer and Type :
[05/03 10:51:21    527s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:21    527s] #	M1            4        3        0        0        0        7
[05/03 10:51:21    527s] #	M2            0        0        3        3       44       50
[05/03 10:51:21    527s] #	Totals        4        3        3        3       44       57
[05/03 10:51:21    527s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1575.24 (MB), peak = 1895.28 (MB)
[05/03 10:51:21    527s] #start 6th optimization iteration ...
[05/03 10:51:24    530s] #   number of violations = 69
[05/03 10:51:24    530s] #
[05/03 10:51:24    530s] #    By Layer and Type :
[05/03 10:51:24    530s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:24    530s] #	M1            7        0        5        0        0        0       12
[05/03 10:51:24    530s] #	M2            0        1        0        4        6       46       57
[05/03 10:51:24    530s] #	Totals        7        1        5        4        6       46       69
[05/03 10:51:24    530s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1609.23 (MB), peak = 1895.28 (MB)
[05/03 10:51:24    530s] #start 7th optimization iteration ...
[05/03 10:51:26    532s] #   number of violations = 71
[05/03 10:51:26    532s] #
[05/03 10:51:26    532s] #    By Layer and Type :
[05/03 10:51:26    532s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:26    532s] #	M1           10        6        0        0        0       16
[05/03 10:51:26    532s] #	M2            0        0        6        5       44       55
[05/03 10:51:26    532s] #	Totals       10        6        6        5       44       71
[05/03 10:51:26    532s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1605.62 (MB), peak = 1895.28 (MB)
[05/03 10:51:26    532s] #start 8th optimization iteration ...
[05/03 10:51:28    534s] #   number of violations = 76
[05/03 10:51:28    534s] #
[05/03 10:51:28    534s] #    By Layer and Type :
[05/03 10:51:28    534s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:28    534s] #	M1           11        8        0        0        0       19
[05/03 10:51:28    534s] #	M2            0        0        8        2       47       57
[05/03 10:51:28    534s] #	Totals       11        8        8        2       47       76
[05/03 10:51:28    534s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1607.64 (MB), peak = 1895.28 (MB)
[05/03 10:51:28    534s] #start 9th optimization iteration ...
[05/03 10:51:30    536s] #   number of violations = 70
[05/03 10:51:30    536s] #
[05/03 10:51:30    536s] #    By Layer and Type :
[05/03 10:51:30    536s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:30    536s] #	M1            9        6        0        0        0       15
[05/03 10:51:30    536s] #	M2            0        0        6        5       44       55
[05/03 10:51:30    536s] #	Totals        9        6        6        5       44       70
[05/03 10:51:30    536s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1607.45 (MB), peak = 1895.28 (MB)
[05/03 10:51:30    536s] #start 10th optimization iteration ...
[05/03 10:51:32    539s] #   number of violations = 62
[05/03 10:51:32    539s] #
[05/03 10:51:32    539s] #    By Layer and Type :
[05/03 10:51:32    539s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:32    539s] #	M1            6        4        0        0        0       10
[05/03 10:51:32    539s] #	M2            0        0        4        2       46       52
[05/03 10:51:32    539s] #	Totals        6        4        4        2       46       62
[05/03 10:51:32    539s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1605.95 (MB), peak = 1895.28 (MB)
[05/03 10:51:32    539s] #start 11th optimization iteration ...
[05/03 10:51:35    541s] #   number of violations = 73
[05/03 10:51:35    541s] #
[05/03 10:51:35    541s] #    By Layer and Type :
[05/03 10:51:35    541s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:35    541s] #	M1            9        6        0        0        0       15
[05/03 10:51:35    541s] #	M2            0        0        6        7       45       58
[05/03 10:51:35    541s] #	Totals        9        6        6        7       45       73
[05/03 10:51:35    541s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1604.02 (MB), peak = 1895.28 (MB)
[05/03 10:51:35    541s] #start 12th optimization iteration ...
[05/03 10:51:38    545s] #   number of violations = 63
[05/03 10:51:38    545s] #
[05/03 10:51:38    545s] #    By Layer and Type :
[05/03 10:51:38    545s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:38    545s] #	M1            7        4        0        0        0       11
[05/03 10:51:38    545s] #	M2            0        0        4        4       44       52
[05/03 10:51:38    545s] #	Totals        7        4        4        4       44       63
[05/03 10:51:38    545s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1603.97 (MB), peak = 1895.28 (MB)
[05/03 10:51:38    545s] #Complete Detail Routing.
[05/03 10:51:38    545s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:51:38    545s] #Total wire length = 79681 um.
[05/03 10:51:38    545s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M2 = 22012 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M3 = 30529 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M4 = 18326 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M5 = 6856 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:51:38    545s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:51:38    545s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:51:38    545s] #Total number of vias = 46916
[05/03 10:51:38    545s] #Up-Via Summary (total 46916):
[05/03 10:51:38    545s] #           
[05/03 10:51:38    545s] #-----------------------
[05/03 10:51:38    545s] # M1              20584
[05/03 10:51:38    545s] # M2              22336
[05/03 10:51:38    545s] # M3               3083
[05/03 10:51:38    545s] # M4                707
[05/03 10:51:38    545s] # M5                140
[05/03 10:51:38    545s] # M6                 66
[05/03 10:51:38    545s] #-----------------------
[05/03 10:51:38    545s] #                 46916 
[05/03 10:51:38    545s] #
[05/03 10:51:38    545s] #Total number of DRC violations = 63
[05/03 10:51:38    545s] #Total number of violations on LAYER M1 = 11
[05/03 10:51:38    545s] #Total number of violations on LAYER M2 = 52
[05/03 10:51:38    545s] #Total number of violations on LAYER M3 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M4 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M5 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M6 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M7 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M8 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER M9 = 0
[05/03 10:51:38    545s] #Total number of violations on LAYER Pad = 0
[05/03 10:51:38    545s] #Cpu time = 00:01:19
[05/03 10:51:38    545s] #Elapsed time = 00:01:18
[05/03 10:51:38    545s] #Increased memory = 12.54 (MB)
[05/03 10:51:38    545s] #Total memory = 1352.05 (MB)
[05/03 10:51:38    545s] #Peak memory = 1895.28 (MB)
[05/03 10:51:38    545s] #
[05/03 10:51:38    545s] #Start Post Routing Optimization.
[05/03 10:51:38    545s] #start 1st post routing optimization iteration ...
[05/03 10:51:45    552s] #    number of DRC violations = 63
[05/03 10:51:45    552s] #
[05/03 10:51:45    552s] #    By Layer and Type :
[05/03 10:51:45    552s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:45    552s] #	M1            7        4        0        0        0       11
[05/03 10:51:45    552s] #	M2            0        0        4        4       44       52
[05/03 10:51:45    552s] #	Totals        7        4        4        4       44       63
[05/03 10:51:45    552s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1347.42 (MB), peak = 1895.28 (MB)
[05/03 10:51:45    552s] #Complete Post Routing Optimization.
[05/03 10:51:45    552s] #Cpu time = 00:00:07
[05/03 10:51:45    552s] #Elapsed time = 00:00:06
[05/03 10:51:45    552s] #Increased memory = -4.63 (MB)
[05/03 10:51:45    552s] #Total memory = 1347.42 (MB)
[05/03 10:51:45    552s] #Peak memory = 1895.28 (MB)
[05/03 10:51:45    552s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:51:45    552s] #Total wire length = 79681 um.
[05/03 10:51:45    552s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M2 = 22012 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M3 = 30529 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M4 = 18326 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M5 = 6856 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:51:45    552s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:51:45    552s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:51:45    552s] #Total number of vias = 46916
[05/03 10:51:45    552s] #Up-Via Summary (total 46916):
[05/03 10:51:45    552s] #           
[05/03 10:51:45    552s] #-----------------------
[05/03 10:51:45    552s] # M1              20584
[05/03 10:51:45    552s] # M2              22336
[05/03 10:51:45    552s] # M3               3083
[05/03 10:51:45    552s] # M4                707
[05/03 10:51:45    552s] # M5                140
[05/03 10:51:45    552s] # M6                 66
[05/03 10:51:45    552s] #-----------------------
[05/03 10:51:45    552s] #                 46916 
[05/03 10:51:45    552s] #
[05/03 10:51:45    552s] #Total number of DRC violations = 63
[05/03 10:51:45    552s] #Total number of violations on LAYER M1 = 11
[05/03 10:51:45    552s] #Total number of violations on LAYER M2 = 52
[05/03 10:51:45    552s] #Total number of violations on LAYER M3 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M4 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M5 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M6 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M7 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M8 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER M9 = 0
[05/03 10:51:45    552s] #Total number of violations on LAYER Pad = 0
[05/03 10:51:45    552s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:51:45    552s] #
[05/03 10:51:45    552s] #Start Post Route via swapping...
[05/03 10:51:45    552s] #98.74% of area are rerouted by ECO routing.
[05/03 10:51:52    559s] #   number of violations = 63
[05/03 10:51:52    559s] #
[05/03 10:51:52    559s] #    By Layer and Type :
[05/03 10:51:52    559s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:51:52    559s] #	M1            7        4        0        0        0       11
[05/03 10:51:52    559s] #	M2            0        0        4        4       44       52
[05/03 10:51:52    559s] #	Totals        7        4        4        4       44       63
[05/03 10:51:52    559s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1345.51 (MB), peak = 1895.28 (MB)
[05/03 10:51:52    559s] #CELL_VIEW clb_tile,init has 63 DRC violations
[05/03 10:51:52    559s] #Total number of DRC violations = 63
[05/03 10:51:52    559s] #Total number of violations on LAYER M1 = 11
[05/03 10:51:52    559s] #Total number of violations on LAYER M2 = 52
[05/03 10:51:52    559s] #Total number of violations on LAYER M3 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M4 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M5 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M6 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M7 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M8 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER M9 = 0
[05/03 10:51:52    559s] #Total number of violations on LAYER Pad = 0
[05/03 10:51:52    559s] #No via is swapped.
[05/03 10:51:52    559s] #Post Route via swapping is done.
[05/03 10:51:52    559s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:51:52    559s] #Total wire length = 79681 um.
[05/03 10:51:52    559s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M2 = 22012 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M3 = 30529 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M4 = 18326 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M5 = 6856 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:51:52    559s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:51:52    559s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:51:52    559s] #Total number of vias = 46916
[05/03 10:51:52    559s] #Up-Via Summary (total 46916):
[05/03 10:51:52    559s] #           
[05/03 10:51:52    559s] #-----------------------
[05/03 10:51:52    559s] # M1              20584
[05/03 10:51:52    559s] # M2              22336
[05/03 10:51:52    559s] # M3               3083
[05/03 10:51:52    559s] # M4                707
[05/03 10:51:52    559s] # M5                140
[05/03 10:51:52    559s] # M6                 66
[05/03 10:51:52    559s] #-----------------------
[05/03 10:51:52    559s] #                 46916 
[05/03 10:51:52    559s] #
[05/03 10:51:52    559s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:51:52    559s] #
[05/03 10:51:52    559s] #Start Post Route wire spreading..
[05/03 10:51:52    559s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:51:52    559s] #
[05/03 10:51:52    559s] #Start DRC checking..
[05/03 10:52:03    570s] #   number of violations = 63
[05/03 10:52:03    570s] #
[05/03 10:52:03    570s] #    By Layer and Type :
[05/03 10:52:03    570s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:52:03    570s] #	M1            7        4        0        0        0       11
[05/03 10:52:03    570s] #	M2            0        0        4        4       44       52
[05/03 10:52:03    570s] #	Totals        7        4        4        4       44       63
[05/03 10:52:03    570s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1461.57 (MB), peak = 1895.28 (MB)
[05/03 10:52:03    570s] #CELL_VIEW clb_tile,init has 63 DRC violations
[05/03 10:52:03    570s] #Total number of DRC violations = 63
[05/03 10:52:03    570s] #Total number of violations on LAYER M1 = 11
[05/03 10:52:03    570s] #Total number of violations on LAYER M2 = 52
[05/03 10:52:03    570s] #Total number of violations on LAYER M3 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M4 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M5 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M6 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M7 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M8 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER M9 = 0
[05/03 10:52:03    570s] #Total number of violations on LAYER Pad = 0
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #Start data preparation for wire spreading...
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #Data preparation is done on Sun May  3 10:52:03 2020
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #Start Post Route Wire Spread.
[05/03 10:52:03    571s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[05/03 10:52:03    571s] #Complete Post Route Wire Spread.
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:52:03    571s] #Total wire length = 79681 um.
[05/03 10:52:03    571s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M2 = 22012 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M3 = 30529 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M4 = 18326 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M5 = 6856 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:52:03    571s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:52:03    571s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:52:03    571s] #Total number of vias = 46916
[05/03 10:52:03    571s] #Up-Via Summary (total 46916):
[05/03 10:52:03    571s] #           
[05/03 10:52:03    571s] #-----------------------
[05/03 10:52:03    571s] # M1              20584
[05/03 10:52:03    571s] # M2              22336
[05/03 10:52:03    571s] # M3               3083
[05/03 10:52:03    571s] # M4                707
[05/03 10:52:03    571s] # M5                140
[05/03 10:52:03    571s] # M6                 66
[05/03 10:52:03    571s] #-----------------------
[05/03 10:52:03    571s] #                 46916 
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:52:03    571s] #
[05/03 10:52:03    571s] #Start DRC checking..
[05/03 10:52:14    582s] #   number of violations = 63
[05/03 10:52:14    582s] #
[05/03 10:52:14    582s] #    By Layer and Type :
[05/03 10:52:14    582s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:52:14    582s] #	M1            7        4        0        0        0       11
[05/03 10:52:14    582s] #	M2            0        0        4        4       44       52
[05/03 10:52:14    582s] #	Totals        7        4        4        4       44       63
[05/03 10:52:14    582s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1469.12 (MB), peak = 1895.28 (MB)
[05/03 10:52:14    582s] #CELL_VIEW clb_tile,init has 63 DRC violations
[05/03 10:52:14    582s] #Total number of DRC violations = 63
[05/03 10:52:14    582s] #Total number of violations on LAYER M1 = 11
[05/03 10:52:14    582s] #Total number of violations on LAYER M2 = 52
[05/03 10:52:14    582s] #Total number of violations on LAYER M3 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M4 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M5 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M6 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M7 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M8 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M9 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER Pad = 0
[05/03 10:52:14    582s] #   number of violations = 71
[05/03 10:52:14    582s] #
[05/03 10:52:14    582s] #    By Layer and Type :
[05/03 10:52:14    582s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:52:14    582s] #	M1            7        4        0        0        0       11
[05/03 10:52:14    582s] #	M2            0        0        4        4       52       60
[05/03 10:52:14    582s] #	Totals        7        4        4        4       52       71
[05/03 10:52:14    582s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1344.75 (MB), peak = 1895.28 (MB)
[05/03 10:52:14    582s] #CELL_VIEW clb_tile,init has 71 DRC violations
[05/03 10:52:14    582s] #Total number of DRC violations = 71
[05/03 10:52:14    582s] #Total number of violations on LAYER M1 = 11
[05/03 10:52:14    582s] #Total number of violations on LAYER M2 = 60
[05/03 10:52:14    582s] #Total number of violations on LAYER M3 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M4 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M5 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M6 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M7 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M8 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER M9 = 0
[05/03 10:52:14    582s] #Total number of violations on LAYER Pad = 0
[05/03 10:52:14    582s] #Post Route wire spread is done.
[05/03 10:52:14    582s] #Total number of nets with non-default rule or having extra spacing = 42
[05/03 10:52:14    582s] #Total wire length = 79681 um.
[05/03 10:52:14    582s] #Total half perimeter of net bounding box = 70698 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M2 = 22012 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M3 = 30529 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M4 = 18326 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M5 = 6856 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:52:14    582s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:52:14    582s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:52:14    582s] #Total number of vias = 46916
[05/03 10:52:14    582s] #Up-Via Summary (total 46916):
[05/03 10:52:14    582s] #           
[05/03 10:52:14    582s] #-----------------------
[05/03 10:52:14    582s] # M1              20584
[05/03 10:52:14    582s] # M2              22336
[05/03 10:52:14    582s] # M3               3083
[05/03 10:52:14    582s] # M4                707
[05/03 10:52:14    582s] # M5                140
[05/03 10:52:14    582s] # M6                 66
[05/03 10:52:14    582s] #-----------------------
[05/03 10:52:14    582s] #                 46916 
[05/03 10:52:14    582s] #
[05/03 10:52:14    582s] #route_detail Statistics:
[05/03 10:52:14    582s] #Cpu time = 00:01:56
[05/03 10:52:14    582s] #Elapsed time = 00:01:54
[05/03 10:52:14    582s] #Increased memory = 3.31 (MB)
[05/03 10:52:14    582s] #Total memory = 1342.83 (MB)
[05/03 10:52:14    582s] #Peak memory = 1895.28 (MB)
[05/03 10:52:14    582s] #
[05/03 10:52:14    582s] #route_global_detail statistics:
[05/03 10:52:14    582s] #Cpu time = 00:03:26
[05/03 10:52:14    582s] #Elapsed time = 00:03:09
[05/03 10:52:14    582s] #Increased memory = -208.91 (MB)
[05/03 10:52:14    582s] #Total memory = 1328.25 (MB)
[05/03 10:52:14    582s] #Peak memory = 1895.28 (MB)
[05/03 10:52:14    582s] #Number of warnings = 47
[05/03 10:52:14    582s] #Total number of warnings = 55
[05/03 10:52:14    582s] #Number of fails = 0
[05/03 10:52:14    582s] #Total number of fails = 0
[05/03 10:52:14    582s] #Complete route_global_detail on Sun May  3 10:52:14 2020
[05/03 10:52:14    582s] #
[05/03 10:52:14    582s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:52:14    582s] UM:                                                                   final
[05/03 10:52:15    583s] [hotspot] +------------+---------------+---------------+
[05/03 10:52:15    583s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:52:15    583s] [hotspot] +------------+---------------+---------------+
[05/03 10:52:15    583s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:52:15    583s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:52:15    583s] [hotspot] +------------+---------------+---------------+
[05/03 10:52:15    583s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:52:15    583s] OPERPROF: Starting FgcInit at level 1, MEM:2017.3M
[05/03 10:52:15    583s] OPERPROF: Finished FgcInit at level 1, CPU:0.010, REAL:0.007, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.001, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2097.3M
[05/03 10:52:15    583s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.012, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.013, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.090, REAL:0.076, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.090, REAL:0.080, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.080, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:2129.3M
[05/03 10:52:15    583s] 
[05/03 10:52:15    583s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.003, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2129.3M
[05/03 10:52:15    583s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.020, REAL:0.016, MEM:2129.3M
[05/03 10:52:15    583s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:52:15    583s] UM:        214.88            202                                      route_design
[05/03 10:52:15    583s] #route_design: cpu time = 00:03:27, elapsed time = 00:03:11, memory = 1309.83 (MB), peak = 1895.28 (MB)
[05/03 10:52:15    583s] ### 
[05/03 10:52:15    583s] ###   Scalability Statistics
[05/03 10:52:15    583s] ### 
[05/03 10:52:15    583s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:52:15    583s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[05/03 10:52:15    583s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:52:15    583s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Timing Data Generation        |        00:00:12|        00:00:07|             1.6|
[05/03 10:52:15    583s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Instance Pin Access           |        00:00:01|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[05/03 10:52:15    583s] ###   Global Routing                |        00:00:06|        00:00:05|             1.2|
[05/03 10:52:15    583s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.1|
[05/03 10:52:15    583s] ###   Detail Routing                |        00:01:19|        00:01:18|             1.0|
[05/03 10:52:15    583s] ###   Post Route Via Swapping       |        00:00:07|        00:00:07|             1.0|
[05/03 10:52:15    583s] ###   Entire Command                |        00:03:27|        00:03:11|             1.1|
[05/03 10:52:15    583s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:52:15    583s] ### 
[05/03 10:52:15    583s] #% End route_design (date=05/03 10:52:15, total cpu=0:03:27, real=0:03:11, peak res=1606.4M, current mem=1309.8M)
[05/03 10:52:15    583s] @file(par.tcl) 137: puts "write_db pre_opt_design" 
[05/03 10:52:15    583s] write_db pre_opt_design
[05/03 10:52:15    583s] @file(par.tcl) 138: write_db pre_opt_design
[05/03 10:52:15    583s] #% Begin write_db save design ... (date=05/03 10:52:15, mem=1309.8M)
[05/03 10:52:15    583s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:52:15    583s] % Begin Save ccopt configuration ... (date=05/03 10:52:15, mem=1309.9M)
[05/03 10:52:15    583s] % End Save ccopt configuration ... (date=05/03 10:52:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1310.3M, current mem=1310.3M)
[05/03 10:52:15    583s] % Begin Save netlist data ... (date=05/03 10:52:15, mem=1310.3M)
[05/03 10:52:15    583s] Writing Binary DB to pre_opt_design/clb_tile.v.bin in multi-threaded mode...
[05/03 10:52:15    583s] % End Save netlist data ... (date=05/03 10:52:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1311.9M, current mem=1311.9M)
[05/03 10:52:15    583s] Saving symbol-table file in separate thread ...
[05/03 10:52:15    583s] Saving congestion map file in separate thread ...
[05/03 10:52:15    583s] Saving congestion map file pre_opt_design/clb_tile.route.congmap.gz ...
[05/03 10:52:15    583s] % Begin Save AAE data ... (date=05/03 10:52:15, mem=1312.5M)
[05/03 10:52:15    583s] Saving AAE Data ...
[05/03 10:52:15    584s] % End Save AAE data ... (date=05/03 10:52:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.5M, current mem=1312.5M)
[05/03 10:52:15    584s] 2020/05/03 10:52:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:15    584s] 2020/05/03 10:52:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:15    584s] 2020/05/03 10:52:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:15    584s] 2020/05/03 10:52:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:15    584s] % Begin Save clock tree data ... (date=05/03 10:52:15, mem=1313.2M)
[05/03 10:52:15    584s] % End Save clock tree data ... (date=05/03 10:52:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.2M, current mem=1313.2M)
[05/03 10:52:15    584s] Saving preference file pre_opt_design/gui.pref.tcl ...
[05/03 10:52:16    584s] Saving mode setting ...
[05/03 10:52:16    584s] Saving root attributes to be loaded post write_db ...
[05/03 10:52:16    584s] Saving global file ...
[05/03 10:52:16    584s] Saving root attributes to be loaded previous write_db ...
[05/03 10:52:16    584s] 2020/05/03 10:52:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:16    584s] 2020/05/03 10:52:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:16    584s] Saving Drc markers ...
[05/03 10:52:16    584s] 2020/05/03 10:52:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:16    584s] 2020/05/03 10:52:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:16    584s] ... 71 markers are saved ...
[05/03 10:52:16    584s] ... 71 geometry drc markers are saved ...
[05/03 10:52:16    584s] ... 0 antenna drc markers are saved ...
[05/03 10:52:16    584s] % Begin Save routing data ... (date=05/03 10:52:16, mem=1314.2M)
[05/03 10:52:16    584s] Saving route file ...
[05/03 10:52:16    584s] 2020/05/03 10:52:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:16    584s] 2020/05/03 10:52:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:16    584s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2168.3M) ***
[05/03 10:52:16    584s] % End Save routing data ... (date=05/03 10:52:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1315.2M, current mem=1315.2M)
[05/03 10:52:16    584s] Saving floorplan file in separate thread ...
[05/03 10:52:16    584s] Saving PG Conn file in separate thread ...
[05/03 10:52:16    584s] Saving placement file in separate thread ...
[05/03 10:52:16    584s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:52:16    584s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2192.3M) ***
[05/03 10:52:16    584s] 2020/05/03 10:52:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:16    584s] 2020/05/03 10:52:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:16    584s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:52:16    584s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:52:16    584s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:52:16    584s] Saving property file pre_opt_design/clb_tile.prop
[05/03 10:52:16    584s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2184.3M) ***
[05/03 10:52:16    584s] #Saving pin access data to file pre_opt_design/clb_tile.apa ...
[05/03 10:52:16    584s] #
[05/03 10:52:16    584s] % Begin Save power constraints data ... (date=05/03 10:52:16, mem=1316.6M)
[05/03 10:52:16    584s] % End Save power constraints data ... (date=05/03 10:52:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.6M, current mem=1316.6M)
[05/03 10:52:16    584s] Saving preRoute extracted patterns in file 'pre_opt_design/clb_tile.techData.gz' ...
[05/03 10:52:17    584s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:52:17    584s] Saving CPF database ...
[05/03 10:52:17    584s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:52:18    585s] Generated self-contained design pre_opt_design
[05/03 10:52:18    585s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:52:18    585s] #% End write_db save design ... (date=05/03 10:52:18, total cpu=0:00:01.8, real=0:00:03.0, peak res=1316.6M, current mem=1312.2M)
[05/03 10:52:18    585s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:52:18    585s] 
[05/03 10:52:18    585s] @file(par.tcl) 139: puts "ln -sfn pre_opt_design latest" 
[05/03 10:52:18    585s] ln -sfn pre_opt_design latest
[05/03 10:52:18    585s] @file(par.tcl) 140: ln -sfn pre_opt_design latest
[05/03 10:52:18    585s] @file(par.tcl) 141: puts "opt_design -post_route -setup -hold" 
[05/03 10:52:18    585s] opt_design -post_route -setup -hold
[05/03 10:52:18    585s] @file(par.tcl) 142: opt_design -post_route -setup -hold
[05/03 10:52:18    585s] **WARN: (IMPOPT-576):	6 nets have unplaced terms. 
[05/03 10:52:18    585s] Type 'man IMPOPT-576' for more detail.
[05/03 10:52:18    585s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 10:52:18    585s] Enable merging buffers from different footprints for postRoute code for MSV designs
[05/03 10:52:18    585s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:52:18    585s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2124.1M
[05/03 10:52:18    585s] Core basic site is coreSite
[05/03 10:52:18    585s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2124.1M
[05/03 10:52:18    585s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:52:18    585s] SiteArray: use 511,152 bytes
[05/03 10:52:18    585s] SiteArray: current memory after site array memory allocatiion 2124.1M
[05/03 10:52:18    585s] SiteArray: FP blocked sites are writable
[05/03 10:52:18    585s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2124.1M
[05/03 10:52:18    585s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:52:18    585s] Mark StBox On SiteArr starts
[05/03 10:52:18    585s] Mark StBox On SiteArr ends
[05/03 10:52:18    585s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.060, REAL:0.015, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.060, REAL:0.016, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.110, REAL:0.077, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.003, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.120, REAL:0.089, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.120, REAL:0.089, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2124.1M
[05/03 10:52:18    585s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2124.1M
[05/03 10:52:19    585s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:52:19    585s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2131.6M
[05/03 10:52:19    585s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2131.6M
[05/03 10:52:19    585s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    585s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.003, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.062, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] Enable N7 maxLocalDensity: 0.92
[05/03 10:52:19    586s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 10:52:19    586s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 10:52:19    586s] Switching SI Aware to true by default in postroute mode   
[05/03 10:52:19    586s] Info: 12 threads available for lower-level modules during optimization.
[05/03 10:52:19    586s] GigaOpt running with 12 threads.
[05/03 10:52:19    586s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.6M
[05/03 10:52:19    586s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:52:19    586s] OPERPROF:   Starting FgcInit at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished FgcInit at level 2, CPU:0.010, REAL:0.007, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.003, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Starting CMU at level 4, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.013, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.100, REAL:0.072, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.072, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2131.6M
[05/03 10:52:19    586s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2131.6MB).
[05/03 10:52:19    586s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.109, MEM:2131.6M
[05/03 10:52:19    586s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 10:52:19    586s] 	Cell DECAPx10_ASAP7_75t_L, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx10_ASAP7_75t_R, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx1_ASAP7_75t_L, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx1_ASAP7_75t_R, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx2_ASAP7_75t_L, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx2_ASAP7_75t_R, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx4_ASAP7_75t_L, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx4_ASAP7_75t_R, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx6_ASAP7_75t_L, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx6_ASAP7_75t_R, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
[05/03 10:52:19    586s] 	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
[05/03 10:52:19    586s] 	...
[05/03 10:52:19    586s] 	Reporting only the 20 first cells found...
[05/03 10:52:19    586s] .
[05/03 10:52:19    586s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2131.6M
[05/03 10:52:19    586s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2131.6M
[05/03 10:52:19    586s] Deleting Lib Analyzer.
[05/03 10:52:19    586s] 
[05/03 10:52:19    586s] Creating Lib Analyzer ...
[05/03 10:52:19    586s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:52:19    586s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:52:19    586s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 10:52:19    586s] Total number of usable inverters from Lib Analyzer: 44 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R)
[05/03 10:52:19    586s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:52:19    586s] 
[05/03 10:52:22    589s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:50 mem=2131.6M
[05/03 10:52:23    590s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:50 mem=2131.6M
[05/03 10:52:23    590s] Creating Lib Analyzer, finished. 
[05/03 10:52:23    590s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 10:52:23    590s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 10:52:23    590s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/03 10:52:23    590s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SRAM does not have physical port.
[05/03 10:52:23    590s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SL does not have physical port.
[05/03 10:52:23    590s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_L does not have physical port.
[05/03 10:52:23    590s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have physical port.
[05/03 10:52:23    590s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
[05/03 10:52:23    590s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[05/03 10:52:23    590s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:52:23    590s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:52:23    590s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	cfg_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	cfg_scan_en : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	cfg_lut_we : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	cfg_scan_in : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] **WARN: (IMPOPT-665):	cfg_scan_out : Net has unplaced terms or is connected to uplaced instances in design. 
[05/03 10:52:23    590s] Type 'man IMPOPT-665' for more detail.
[05/03 10:52:23    590s] Effort level <high> specified for reg2reg path_group
[05/03 10:52:23    591s] Effort level <high> specified for reg2cgate path_group
[05/03 10:52:23    591s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1329.5M, totSessionCpu=0:09:51 **
[05/03 10:52:23    591s] Existing Dirty Nets : 0
[05/03 10:52:23    591s] New Signature Flow (optDesignCheckOptions) ....
[05/03 10:52:23    591s] #Created 785 library cell signatures
[05/03 10:52:23    591s] #Created 6852 NETS and 0 SPECIALNETS signatures
[05/03 10:52:23    591s] #Created 18220 instance signatures
[05/03 10:52:23    591s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.72 (MB), peak = 1895.28 (MB)
[05/03 10:52:23    591s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.35 (MB), peak = 1895.28 (MB)
[05/03 10:52:23    591s] OPERPROF: Starting checkPlace at level 1, MEM:2051.6M
[05/03 10:52:23    591s] #spOpts: N=7 autoPA advPA fgc alignH pa7n mergeVia=T pinDensity cut2cut 
[05/03 10:52:23    591s] OPERPROF:   Starting FgcInit at level 2, MEM:2051.6M
[05/03 10:52:23    591s] OPERPROF:   Finished FgcInit at level 2, CPU:0.020, REAL:0.009, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.004, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.020, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.020, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2115.6M
[05/03 10:52:23    591s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2115.6M
[05/03 10:52:23    591s] 
[05/03 10:52:23    591s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.000, REAL:0.003, MEM:2115.6M
[05/03 10:52:23    591s] Begin checking placement ... (start mem=2051.6M, init mem=2115.6M)
[05/03 10:52:24    591s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2115.6M
[05/03 10:52:24    591s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2115.6M
[05/03 10:52:24    591s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:2.050, REAL:2.050, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.014, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.022, MEM:2115.6M
[05/03 10:52:26    593s] Pre-route DRC Violation:	2
[05/03 10:52:26    593s] *info: Placed = 18220          (Fixed = 690)
[05/03 10:52:26    593s] *info: Unplaced = 0           
[05/03 10:52:26    593s] Placement Density:100.00%(29488/29488)
[05/03 10:52:26    593s] Placement Density (including fixed std cells):100.00%(29810/29810)
[05/03 10:52:26    593s] PowerDomain Density <AO>:92.93%(27403/29488)
[05/03 10:52:26    593s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.010, REAL:0.001, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.020, REAL:0.010, MEM:2115.6M
[05/03 10:52:26    593s] Finished check_place (total: cpu=0:00:02.2, real=0:00:03.0; vio checks: cpu=0:00:02.1, real=0:00:03.0; mem=2115.6M)
[05/03 10:52:26    593s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF: Finished checkPlace at level 1, CPU:2.180, REAL:2.169, MEM:2115.6M
[05/03 10:52:26    593s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[05/03 10:52:26    593s] **INFO: It is recommended to fix the placement violations and reroute the design
[05/03 10:52:26    593s] **INFO: Command refinePlace may be used to fix the placement violations
[05/03 10:52:26    593s] Closing parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_ONQYqB.rcdb.d/clb_tile.rcdb.d'. 6623 times net's RC data read were performed.
[05/03 10:52:26    593s]  Initial DC engine is -> aae
[05/03 10:52:26    593s]  
[05/03 10:52:26    593s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/03 10:52:26    593s]  
[05/03 10:52:26    593s]  
[05/03 10:52:26    593s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/03 10:52:26    593s]  
[05/03 10:52:26    593s] Reset EOS DB
[05/03 10:52:26    593s] Ignoring AAE DB Resetting ...
[05/03 10:52:26    593s]  Set Options for AAE Based Opt flow 
[05/03 10:52:26    593s] *** opt_design -post_route ***
[05/03 10:52:26    593s] DRC Margin: user margin 0.0; extra margin 0
[05/03 10:52:26    593s] Setup Target Slack: user slack 0
[05/03 10:52:26    593s] Hold Target Slack: user slack 0
[05/03 10:52:26    593s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 10:52:26    593s] Type 'man IMPOPT-3195' for more detail.
[05/03 10:52:26    593s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2115.6M
[05/03 10:52:26    593s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.030, REAL:0.011, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.030, REAL:0.011, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.090, REAL:0.073, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.003, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.100, REAL:0.083, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.100, REAL:0.084, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2147.6M
[05/03 10:52:26    593s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2147.6M
[05/03 10:52:26    593s] Deleting Cell Server ...
[05/03 10:52:26    593s] Deleting Lib Analyzer.
[05/03 10:52:26    594s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:52:26    594s] Summary for sequential cells identification: 
[05/03 10:52:26    594s]   Identified SBFF number: 68
[05/03 10:52:26    594s]   Identified MBFF number: 0
[05/03 10:52:26    594s]   Identified SB Latch number: 0
[05/03 10:52:26    594s]   Identified MB Latch number: 0
[05/03 10:52:26    594s]   Not identified SBFF number: 0
[05/03 10:52:26    594s]   Not identified MBFF number: 0
[05/03 10:52:26    594s]   Not identified SB Latch number: 0
[05/03 10:52:26    594s]   Not identified MB Latch number: 0
[05/03 10:52:26    594s]   Number of sequential cells which are not FFs: 36
[05/03 10:52:26    594s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:52:26    594s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:52:26    594s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:52:26    594s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:52:26    594s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:52:26    594s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:52:26    594s]  Setting StdDelay to 1.00
[05/03 10:52:26    594s] Creating Cell Server, finished. 
[05/03 10:52:26    594s] 
[05/03 10:52:26    594s] Deleting Cell Server ...
[05/03 10:52:26    594s] ** INFO : this run is activating 'postRoute' automaton
[05/03 10:52:26    594s] Set spgFreeCellsHonorFence to 1
[05/03 10:52:26    594s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_clk of net cfg_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_en of net cfg_scan_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_lut_we of net cfg_lut_we because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_in of net cfg_scan_in because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_out of net cfg_scan_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:52:26    594s] ### Net info: total nets: 6852
[05/03 10:52:26    594s] ### Net info: dirty nets: 0
[05/03 10:52:26    594s] ### Net info: marked as disconnected nets: 0
[05/03 10:52:26    594s] ### Net info: fully routed nets: 6623
[05/03 10:52:26    594s] ### Net info: trivial (single pin) nets: 0
[05/03 10:52:26    594s] ### Net info: unrouted nets: 229
[05/03 10:52:26    594s] ### Net info: re-extraction nets: 0
[05/03 10:52:26    594s] ### Net info: ignored nets: 0
[05/03 10:52:26    594s] ### Net info: skip routing nets: 0
[05/03 10:52:26    594s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:52:26    594s] #Start routing data preparation on Sun May  3 10:52:26 2020
[05/03 10:52:26    594s] #
[05/03 10:52:26    594s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:52:26    594s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:52:26    594s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:52:26    594s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:52:26    594s] #Voltage range [0.000 - 0.630] has 6674 nets.
[05/03 10:52:26    594s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:52:26    594s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:52:26    594s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:52:26    594s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:52:26    594s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 10:52:26    594s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[05/03 10:52:26    594s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:52:26    594s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:52:26    594s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:52:26    594s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:52:26    594s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[05/03 10:52:26    594s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[05/03 10:52:26    594s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[05/03 10:52:26    594s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:52:27    594s] #Regenerating Ggrids automatically.
[05/03 10:52:27    594s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:52:27    594s] #Using automatically generated G-grids.
[05/03 10:52:27    594s] #Done routing data preparation.
[05/03 10:52:27    594s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.29 (MB), peak = 1895.28 (MB)
[05/03 10:52:27    594s] #Extract in post route mode
[05/03 10:52:27    594s] #
[05/03 10:52:27    594s] #Start tQuantus RC extraction...
[05/03 10:52:27    594s] #Start building rc corner(s)...
[05/03 10:52:27    594s] #Number of RC Corner = 2
[05/03 10:52:27    594s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:52:27    594s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:52:27    594s] #LISD -> M1 (1)
[05/03 10:52:27    594s] #M1 -> M2 (2)
[05/03 10:52:27    594s] #M2 -> M3 (3)
[05/03 10:52:27    594s] #M3 -> M4 (4)
[05/03 10:52:27    594s] #M4 -> M5 (5)
[05/03 10:52:27    594s] #M5 -> M6 (6)
[05/03 10:52:27    594s] #M6 -> M7 (7)
[05/03 10:52:27    594s] #M7 -> M8 (8)
[05/03 10:52:27    594s] #M8 -> M9 (9)
[05/03 10:52:27    594s] #M9 -> Pad (10)
[05/03 10:52:27    595s] #SADV_On
[05/03 10:52:27    595s] # Corner(s) : 
[05/03 10:52:27    595s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:52:27    595s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:52:28    596s] # Corner id: 0
[05/03 10:52:28    596s] # Layout Scale: 1.000000
[05/03 10:52:28    596s] # Has Metal Fill model: yes
[05/03 10:52:28    596s] # Temperature was set
[05/03 10:52:28    596s] # Temperature : 0.000000
[05/03 10:52:28    596s] # Ref. Temp   : 25.000000
[05/03 10:52:28    596s] # Corner id: 1
[05/03 10:52:28    596s] # Layout Scale: 1.000000
[05/03 10:52:28    596s] # Has Metal Fill model: yes
[05/03 10:52:28    596s] # Temperature was set
[05/03 10:52:28    596s] # Temperature : 100.000000
[05/03 10:52:28    596s] # Ref. Temp   : 25.000000
[05/03 10:52:28    596s] #SADV_Off
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:52:28    596s] #
[05/03 10:52:28    596s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:52:28    596s] #total pattern=220 [20, 605]
[05/03 10:52:28    596s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 10:52:28    596s] #found CAPMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:52:28    596s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 10:52:28    596s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 10:52:28    596s] #number model r/c [2,1] [20,605] read
[05/03 10:52:29    596s] #0 rcmodel(s) requires rebuild
[05/03 10:52:29    596s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1351.85 (MB), peak = 1895.28 (MB)
[05/03 10:52:31    599s] #Start building rc corner(s)...
[05/03 10:52:31    599s] #Number of RC Corner = 2
[05/03 10:52:31    599s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:52:31    599s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:52:32    599s] #LISD -> M1 (1)
[05/03 10:52:32    599s] #M1 -> M2 (2)
[05/03 10:52:32    599s] #M2 -> M3 (3)
[05/03 10:52:32    599s] #M3 -> M4 (4)
[05/03 10:52:32    599s] #M4 -> M5 (5)
[05/03 10:52:32    599s] #M5 -> M6 (6)
[05/03 10:52:32    599s] #M6 -> M7 (7)
[05/03 10:52:32    599s] #M7 -> M8 (8)
[05/03 10:52:32    599s] #M8 -> M9 (9)
[05/03 10:52:32    599s] #M9 -> Pad (10)
[05/03 10:52:32    599s] #SADV_On
[05/03 10:52:32    599s] # Corner(s) : 
[05/03 10:52:32    599s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:52:32    599s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:52:33    601s] # Corner id: 0
[05/03 10:52:33    601s] # Layout Scale: 1.000000
[05/03 10:52:33    601s] # Has Metal Fill model: yes
[05/03 10:52:33    601s] # Temperature was set
[05/03 10:52:33    601s] # Temperature : 0.000000
[05/03 10:52:33    601s] # Ref. Temp   : 25.000000
[05/03 10:52:33    601s] # Corner id: 1
[05/03 10:52:33    601s] # Layout Scale: 1.000000
[05/03 10:52:33    601s] # Has Metal Fill model: yes
[05/03 10:52:33    601s] # Temperature was set
[05/03 10:52:33    601s] # Temperature : 100.000000
[05/03 10:52:33    601s] # Ref. Temp   : 25.000000
[05/03 10:52:33    601s] #SADV_Off
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:52:33    601s] #
[05/03 10:52:33    601s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:52:33    601s] #total pattern=220 [20, 605]
[05/03 10:52:33    601s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 10:52:33    601s] #found CAPMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:52:33    601s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 10:52:33    601s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 10:52:33    601s] #number model r/c [2,1] [20,605] read
[05/03 10:52:33    601s] #0 rcmodel(s) requires rebuild
[05/03 10:52:33    601s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1361.54 (MB), peak = 1895.28 (MB)
[05/03 10:52:36    604s] #Using multithreading with 12 threads.
[05/03 10:52:36    604s] #Length limit = 200 pitches
[05/03 10:52:36    604s] #opt mode = 2
[05/03 10:52:36    604s] #Start routing data preparation on Sun May  3 10:52:36 2020
[05/03 10:52:36    604s] #
[05/03 10:52:36    604s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:52:36    604s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.630] has 6674 nets.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:52:36    604s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:52:36    604s] #Regenerating Ggrids automatically.
[05/03 10:52:36    604s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:52:36    604s] #Using automatically generated G-grids.
[05/03 10:52:36    604s] #Done routing data preparation.
[05/03 10:52:36    604s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.91 (MB), peak = 1895.28 (MB)
[05/03 10:52:36    604s] #Start routing data preparation on Sun May  3 10:52:36 2020
[05/03 10:52:36    604s] #
[05/03 10:52:36    604s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:52:36    604s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.630] has 6674 nets.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:52:36    604s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:52:36    604s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:52:37    604s] #Regenerating Ggrids automatically.
[05/03 10:52:37    604s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:52:37    604s] #Using automatically generated G-grids.
[05/03 10:52:37    604s] #Done routing data preparation.
[05/03 10:52:37    604s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.91 (MB), peak = 1895.28 (MB)
[05/03 10:52:37    604s] #Start generate extraction boxes.
[05/03 10:52:37    604s] #
[05/03 10:52:37    604s] #Extract using 30 x 30 Hboxes
[05/03 10:52:37    604s] #5x4 initial hboxes
[05/03 10:52:37    604s] #Use area based hbox pruning.
[05/03 10:52:37    604s] #0/0 hboxes pruned.
[05/03 10:52:37    604s] #Complete generating extraction boxes.
[05/03 10:52:37    604s] #Extract 12 hboxes with 12 threads on machine with  Xeon 2.67GHz 8192KB Cache 16CPU...
[05/03 10:52:37    604s] #Process 0 special clock nets for rc extraction
[05/03 10:52:37    604s] #0 temporary NDR added
[05/03 10:52:37    604s] #WARNING (NREX-80) Net cfg_clk does not have a driver pin. It may have incomplete route.
[05/03 10:52:37    604s] #Need to add unplaced ipin PIN:cfg_clk of net 10(cfg_clk) into rc tree
[05/03 10:52:37    604s] #WARNING (NREX-80) Net cfg_scan_en does not have a driver pin. It may have incomplete route.
[05/03 10:52:37    604s] #Need to add unplaced ipin PIN:cfg_scan_en of net 121(cfg_scan_en) into rc tree
[05/03 10:52:37    604s] #WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
[05/03 10:52:37    604s] #WARNING (NREX-80) Net cfg_lut_we does not have a driver pin. It may have incomplete route.
[05/03 10:52:37    604s] #Need to add unplaced ipin PIN:clk of net 140(clk) into rc tree
[05/03 10:52:37    604s] #Need to add unplaced ipin PIN:cfg_lut_we of net 143(cfg_lut_we) into rc tree
[05/03 10:52:37    604s] #Need to add unplaced ipin PIN:cfg_scan_out of net 1350(cfg_scan_out) into rc tree
[05/03 10:52:37    604s] #Total 6623 nets were built. 237 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 10:52:39    610s] #Run Statistics for Extraction:
[05/03 10:52:39    610s] #   Cpu time = 00:00:06, elapsed time = 00:00:03 .
[05/03 10:52:39    610s] #   Increased memory =   142.96 (MB), total memory =  1480.87 (MB), peak memory =  1895.28 (MB)
[05/03 10:52:40    611s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.11 (MB), peak = 1895.28 (MB)
[05/03 10:52:40    611s] #RC Statistics: 31237 Res, 17066 Ground Cap, 99 XCap (Edge to Edge)
[05/03 10:52:40    611s] #RC V/H edge ratio: 0.55, Avg V/H Edge Length: 5926.84 (19587), Avg L-Edge Length: 12481.33 (7680)
[05/03 10:52:40    611s] #Start writing rcdb into /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d
[05/03 10:52:40    611s] 2020/05/03 10:52:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:40    611s] 2020/05/03 10:52:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:40    611s] #Finish writing rcdb with 37883 nodes, 31260 edges, and 222 xcaps
[05/03 10:52:40    611s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1359.64 (MB), peak = 1895.28 (MB)
[05/03 10:52:40    611s] Restoring parasitic data from file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d' ...
[05/03 10:52:40    611s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d' for reading.
[05/03 10:52:40    611s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d' for content verification.
[05/03 10:52:40    611s] Reading RCDB with compressed RC data.
[05/03 10:52:40    611s] Reading RCDB with compressed RC data.
[05/03 10:52:40    611s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2173.855M)
[05/03 10:52:40    611s] Following multi-corner parasitics specified:
[05/03 10:52:40    611s] 	/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d (rcdb)
[05/03 10:52:40    611s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d' for reading.
[05/03 10:52:40    611s] Reading RCDB with compressed RC data.
[05/03 10:52:40    611s] 		Cell clb_tile has rcdb /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d specified
[05/03 10:52:40    611s] Cell clb_tile, hinst 
[05/03 10:52:40    611s] processing rcdb (/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_Qk1Fxc.rcdb.d) for hinst (top) of cell (clb_tile);
[05/03 10:52:40    611s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2133.855M)
[05/03 10:52:40    611s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_mUoggC.rcdb.d/clb_tile.rcdb.d' for reading.
[05/03 10:52:40    611s] Reading RCDB with compressed RC data.
[05/03 10:52:40    611s] 2020/05/03 10:52:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:40    611s] 2020/05/03 10:52:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:40    611s] 2020/05/03 10:52:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:52:40    611s] 2020/05/03 10:52:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:52:40    611s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2133.855M)
[05/03 10:52:40    611s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2133.855M)
[05/03 10:52:40    611s] #
[05/03 10:52:40    611s] #Restore RCDB.
[05/03 10:52:40    611s] #
[05/03 10:52:40    611s] #Complete tQuantus RC extraction.
[05/03 10:52:40    611s] #Cpu time = 00:00:17
[05/03 10:52:40    611s] #Elapsed time = 00:00:14
[05/03 10:52:40    611s] #Increased memory = 42.83 (MB)
[05/03 10:52:40    611s] #Total memory = 1354.23 (MB)
[05/03 10:52:40    611s] #Peak memory = 1895.28 (MB)
[05/03 10:52:40    611s] #
[05/03 10:52:40    611s] #237 inserted nodes are removed
[05/03 10:52:40    612s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:52:41    612s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_mUoggC.rcdb.d/clb_tile.rcdb.d' for reading.
[05/03 10:52:41    612s] Reading RCDB with compressed RC data.
[05/03 10:52:41    612s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2039.8M)
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 2795 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 3228 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 1518 physical insts (cell DECAPx1_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 1173 physical insts (cell DECAPx2_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 430 physical insts (cell DECAPx4_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 353 physical insts (cell DECAPx6_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_R / prefix -).
[05/03 10:52:41    612s] Deleted 1484 physical insts (cell DECAPx10_ASAP7_75t_L / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_SL / prefix -).
[05/03 10:52:41    612s] Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix -).
[05/03 10:52:41    612s] Total physical insts deleted = 10981.
[05/03 10:52:41    612s] End AAE Lib Interpolated Model. (MEM=2039.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:41    612s]  
[05/03 10:52:41    612s] **INFO: Starting Blocking QThread with 12 CPU
[05/03 10:52:41    612s]    ____________________________________________________________________
[05/03 10:52:41    612s] __/ message from Blocking QThread
[05/03 10:52:41    612s] Multi-CPU acceleration using 12 CPU(s).
[05/03 10:52:41    612s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([05/03 10:52:41    612s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
0.0), mem = 0.8M
[05/03 10:52:41    612s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:52:41    612s] 
[05/03 10:52:41    612s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:52:41    612s] 
[05/03 10:52:41    612s] #################################################################################
[05/03 10:52:41    612s] # Design Stage: PostRoute
[05/03 10:52:41    612s] #################################################################################
[05/03 10:52:41    612s] # Design Name: clb_tile
[05/03 10:52:41    612s] # Design Mode: 7nm
[05/03 10:52:41    612s] # Analysis Mode: MMMC OCV 
[05/03 10:52:41    612s] # Parasitics Mode: SPEF/RCDB
[05/03 10:52:41    612s] # Design Stage: PostRoute
[05/03 10:52:41    612s] # Design Name: clb_tile
[05/03 10:52:41    612s] # Design Mode: 7nm
[05/03 10:52:41    612s] # Analysis Mode: MMMC OCV 
[05/03 10:52:41    612s] # Parasitics Mode: SPEF/RCDB
[05/03 10:52:41    612s] # Signoff Settings: SI Off 
[05/03 10:52:41    612s] #################################################################################
[05/03 10:52:41    612s] # Signoff Settings: SI Off 
[05/03 10:52:41    612s] #################################################################################
[05/03 10:52:41    612s] Topological Sorting (REAL = 0:00:00.0, MEM = 140.5M, InitMEM = 140.5M)
[05/03 10:52:41    612s] Calculate late delays in OCV mode...
[05/03 10:52:41    612s] Calculate late delays in OCV mode...
[05/03 10:52:41    612s] Calculate early delays in OCV mode...
[05/03 10:52:41    612s] Calculate early delays in OCV mode...
[05/03 10:52:41    612s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:52:41    612s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 10:52:41    612s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:52:41    612s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:41    612s] First Iteration Infinite Tw... 
[05/03 10:52:41    612s] Total number of fetched objects 6664
[05/03 10:52:41    612s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:42    612s] Total number of fetched objects 6664
[05/03 10:52:42    612s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:41    612s] Total number of fetched objects 6664
[05/03 10:52:41    612s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:42    612s] Total number of fetched objects 6664
[05/03 10:52:42    612s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:41    612s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:52:41    612s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:52:41    612s] End delay calculation. (MEM=304.457 CPU=0:00:02.1 REAL=0:00:01.0)
[05/03 10:52:42    612s] End delay calculation. (MEM=304.457 CPU=0:00:02.1 REAL=0:00:01.0)
[05/03 10:52:41    612s] End delay calculation (fullDC). (MEM=253.84 CPU=0:00:02.6 REAL=0:00:01.0)
[05/03 10:52:42    612s] End delay calculation (fullDC). (MEM=253.84 CPU=0:00:02.6 REAL=0:00:01.0)
[05/03 10:52:41    612s] *** CDM Built up (cpu=0:00:02.7  real=0:00:01.0  mem= 253.8M) ***
[05/03 10:52:41    612s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=0:00:04.6 mem=221.8M)
[05/03 10:52:42    612s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=0:00:04.6 mem=221.8M)
[05/03 10:52:41    612s] Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:00:04.6 mem=221.8M ***
[05/03 10:52:42    612s] Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:00:04.6 mem=221.8M ***
[05/03 10:52:41    612s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.2/0:00:02.0 (2.6), mem = 252.4M
[05/03 10:52:43    612s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.2/0:00:02.0 (2.6), mem = 252.4M
 
[05/03 10:52:43    616s] _______________________________________________________________________
[05/03 10:52:43    617s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:52:43    617s] Begin IPO call back ...
[05/03 10:52:43    617s] End IPO call back ...
[05/03 10:52:44    618s] #################################################################################
[05/03 10:52:44    618s] # Design Stage: PostRoute
[05/03 10:52:44    618s] # Design Name: clb_tile
[05/03 10:52:44    618s] # Design Mode: 7nm
[05/03 10:52:44    618s] # Analysis Mode: MMMC OCV 
[05/03 10:52:44    618s] # Parasitics Mode: SPEF/RCDB
[05/03 10:52:44    618s] # Signoff Settings: SI On 
[05/03 10:52:44    618s] #################################################################################
[05/03 10:52:44    618s] Topological Sorting (REAL = 0:00:00.0, MEM = 2200.7M, InitMEM = 2200.7M)
Setting infinite Tws ...
[05/03 10:52:44    618s] First Iteration Infinite Tw... 
[05/03 10:52:44    618s] Calculate early delays in OCV mode...
[05/03 10:52:44    618s] Calculate late delays in OCV mode...
[05/03 10:52:44    618s] Start delay calculation (fullDC) (12 T). (MEM=2200.65)
[05/03 10:52:44    618s] End AAE Lib Interpolated Model. (MEM=2216.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:44    621s] Total number of fetched objects 6664
[05/03 10:52:44    621s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:44    621s] AAE_INFO-618: Total number of nets in the design is 6852,  97.2 percent of the nets selected for SI analysis
[05/03 10:52:45    622s] Total number of fetched objects 6664
[05/03 10:52:45    622s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:45    622s] AAE_INFO-618: Total number of nets in the design is 6852,  97.2 percent of the nets selected for SI analysis
[05/03 10:52:45    622s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:52:45    623s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:52:45    623s] End delay calculation. (MEM=2689.2 CPU=0:00:04.0 REAL=0:00:01.0)
[05/03 10:52:49    623s] End delay calculation (fullDC). (MEM=2638.58 CPU=0:00:05.0 REAL=0:00:05.0)
[05/03 10:52:49    623s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 2638.6M) ***
[05/03 10:52:49    624s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2606.6M)
[05/03 10:52:49    624s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:52:49    624s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2638.6M)
[05/03 10:52:49    624s] 
[05/03 10:52:49    624s] Executing IPO callback for view pruning ..
[05/03 10:52:49    624s] Starting SI iteration 2
[05/03 10:52:49    625s] Calculate early delays in OCV mode...
[05/03 10:52:49    625s] Calculate late delays in OCV mode...
[05/03 10:52:49    625s] Start delay calculation (fullDC) (12 T). (MEM=2288.02)
[05/03 10:52:50    625s] End AAE Lib Interpolated Model. (MEM=2288.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:50    625s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/03 10:52:50    625s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:52:50    625s] Total number of fetched objects 6664
[05/03 10:52:50    625s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:52:50    625s] AAE_INFO-618: Total number of nets in the design is 6852,  2.7 percent of the nets selected for SI analysis
[05/03 10:52:50    625s] End delay calculation. (MEM=2713.89 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 10:52:50    625s] End delay calculation (fullDC). (MEM=2713.89 CPU=0:00:00.3 REAL=0:00:01.0)
[05/03 10:52:50    625s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2713.9M) ***
[05/03 10:52:50    626s] *** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:07.0 totSessionCpu=0:10:26 mem=2713.9M)
[05/03 10:52:50    626s] End AAE Lib Interpolated Model. (MEM=2713.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:50    626s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.070, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.071, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2713.9M
[05/03 10:52:50    626s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2713.9M
[05/03 10:52:50    626s] 
[05/03 10:52:50    626s] ------------------------------------------------------------
[05/03 10:52:50    626s]      Initial SI Timing Summary                             
[05/03 10:52:50    626s] ------------------------------------------------------------
[05/03 10:52:50    626s] 
[05/03 10:52:50    626s] Setup views included:
[05/03 10:52:50    626s]  PVT_0P63V_100C.setup_view 
[05/03 10:52:50    626s] 
[05/03 10:52:50    626s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:50    626s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:52:50    626s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:50    626s] |           WNS (ns):| -0.003  | -0.003  |  9.660  |  0.000  |
[05/03 10:52:50    626s] |           TNS (ns):| -0.006  | -0.006  |  0.000  |  0.000  |
[05/03 10:52:50    626s] |    Violating Paths:|    2    |    2    |    0    |    0    |
[05/03 10:52:50    626s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:52:50    626s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:50    626s] 
[05/03 10:52:50    626s] +----------------+-------------------------------+------------------+
[05/03 10:52:50    626s] |                |              Real             |       Total      |
[05/03 10:52:50    626s] |    DRVs        +------------------+------------+------------------|
[05/03 10:52:50    626s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:52:50    626s] +----------------+------------------+------------+------------------+
[05/03 10:52:50    626s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:52:50    626s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:52:50    626s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:52:50    626s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:52:50    626s] +----------------+------------------+------------+------------------+
[05/03 10:52:50    626s] 
[05/03 10:52:50    626s] Density: 49.514%
[05/03 10:52:50    626s] Total number of glitch violations: 0
[05/03 10:52:50    626s] ------------------------------------------------------------
[05/03 10:52:50    626s] **opt_design ... cpu = 0:00:36, real = 0:00:27, mem = 1548.7M, totSessionCpu=0:10:27 **
[05/03 10:52:50    627s] Setting latch borrow mode to budget during optimization.
[05/03 10:52:51    628s] Glitch fixing enabled
[05/03 10:52:51    628s] **INFO: Start fixing DRV (Mem = 2255.55M) ...
[05/03 10:52:51    628s] Begin: GigaOpt DRV Optimization
[05/03 10:52:51    628s] Glitch fixing enabled
[05/03 10:52:51    628s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:52:51    628s] End AAE Lib Interpolated Model. (MEM=2255.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:51    628s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:52:51    628s] ### Creating PhyDesignMc. totSessionCpu=0:10:29 mem=2255.6M
[05/03 10:52:51    628s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.6M
[05/03 10:52:51    628s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:52:51    628s] OPERPROF:   Starting FgcInit at level 2, MEM:2255.6M
[05/03 10:52:51    628s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.012, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.065, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.065, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2351.6M
[05/03 10:52:51    628s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2351.6M
[05/03 10:52:51    628s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2351.6MB).
[05/03 10:52:51    628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:2351.6M
[05/03 10:52:51    628s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:29 mem=2383.6M
[05/03 10:52:51    628s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=2500.8M
[05/03 10:52:53    630s] ### Creating LA Mngr, finished. totSessionCpu=0:10:31 mem=2500.8M
[05/03 10:52:53    631s] 
[05/03 10:52:53    631s] Creating Lib Analyzer ...
[05/03 10:52:53    631s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:52:53    631s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:52:53    631s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:52:53    631s] Total number of usable inverters from Lib Analyzer: 21 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:52:53    631s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:52:53    631s] 
[05/03 10:52:55    632s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:33 mem=2500.8M
[05/03 10:52:55    633s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:33 mem=2500.8M
[05/03 10:52:55    633s] Creating Lib Analyzer, finished. 
[05/03 10:52:57    635s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/03 10:52:57    635s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2777.5M
[05/03 10:52:57    635s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2777.5M
[05/03 10:52:57    635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 10:52:57    635s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/03 10:52:57    635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 10:52:57    635s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/03 10:52:57    635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 10:52:57    635s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/03 10:52:57    635s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/03 10:52:57    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 10:52:57    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0|  49.51|          |         |
[05/03 10:52:57    635s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/03 10:52:57    635s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/03 10:52:57    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 10:52:57    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0|  49.51| 0:00:00.0|  2809.5M|
[05/03 10:52:57    635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 10:52:57    635s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:52:57    635s] Layer 4 has 20 constrained nets 
[05/03 10:52:57    635s] Layer 6 has 11 constrained nets 
[05/03 10:52:57    635s] **** End NDR-Layer Usage Statistics ****
[05/03 10:52:57    635s] 
[05/03 10:52:57    635s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2809.5M) ***
[05/03 10:52:57    635s] 
[05/03 10:52:57    635s] Begin: glitch net info
[05/03 10:52:57    635s] glitch slack range: number of glitch nets
[05/03 10:52:57    635s] glitch slack < -0.32 : 0
[05/03 10:52:57    635s] -0.32 < glitch slack < -0.28 : 0
[05/03 10:52:57    635s] -0.28 < glitch slack < -0.24 : 0
[05/03 10:52:57    635s] -0.24 < glitch slack < -0.2 : 0
[05/03 10:52:57    635s] -0.2 < glitch slack < -0.16 : 0
[05/03 10:52:57    635s] -0.16 < glitch slack < -0.12 : 0
[05/03 10:52:57    635s] -0.12 < glitch slack < -0.08 : 0
[05/03 10:52:57    635s] -0.08 < glitch slack < -0.04 : 0
[05/03 10:52:57    635s] -0.04 < glitch slack : 0
[05/03 10:52:57    635s] End: glitch net info
[05/03 10:52:57    635s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2500.8M
[05/03 10:52:57    635s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2500.8M
[05/03 10:52:57    635s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2500.8M
[05/03 10:52:57    635s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2500.8M
[05/03 10:52:57    635s] drv optimizer changes nothing and skips place_detail
[05/03 10:52:57    635s] End: GigaOpt DRV Optimization
[05/03 10:52:57    635s] **opt_design ... cpu = 0:00:45, real = 0:00:34, mem = 1690.2M, totSessionCpu=0:10:36 **
[05/03 10:52:57    635s] *info:
[05/03 10:52:57    635s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2444.32M).
[05/03 10:52:57    635s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.001, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.060, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.061, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2444.3M
[05/03 10:52:57    635s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2444.3M
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] ------------------------------------------------------------
[05/03 10:52:58    636s]      SI Timing Summary (cpu=0.12min real=0.10min mem=2444.3M)                             
[05/03 10:52:58    636s] ------------------------------------------------------------
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] Setup views included:
[05/03 10:52:58    636s]  PVT_0P63V_100C.setup_view 
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:58    636s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:52:58    636s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:58    636s] |           WNS (ns):| -0.003  | -0.003  |  9.660  |  0.000  |
[05/03 10:52:58    636s] |           TNS (ns):| -0.006  | -0.006  |  0.000  |  0.000  |
[05/03 10:52:58    636s] |    Violating Paths:|    2    |    2    |    0    |    0    |
[05/03 10:52:58    636s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:52:58    636s] +--------------------+---------+---------+---------+---------+
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] +----------------+-------------------------------+------------------+
[05/03 10:52:58    636s] |                |              Real             |       Total      |
[05/03 10:52:58    636s] |    DRVs        +------------------+------------+------------------|
[05/03 10:52:58    636s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:52:58    636s] +----------------+------------------+------------+------------------+
[05/03 10:52:58    636s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:52:58    636s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:52:58    636s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:52:58    636s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:52:58    636s] +----------------+------------------+------------+------------------+
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] Density: 49.514%
[05/03 10:52:58    636s] Total number of glitch violations: 0
[05/03 10:52:58    636s] ------------------------------------------------------------
[05/03 10:52:58    636s] **opt_design ... cpu = 0:00:45, real = 0:00:35, mem = 1691.2M, totSessionCpu=0:10:36 **
[05/03 10:52:58    636s]   DRV Snapshot: (REF)
[05/03 10:52:58    636s]          Tran DRV: 0
[05/03 10:52:58    636s]           Cap DRV: 0
[05/03 10:52:58    636s]        Fanout DRV: 0
[05/03 10:52:58    636s]            Glitch: 0
[05/03 10:52:58    636s] *** Timing NOT met, worst failing slack is -0.003
[05/03 10:52:58    636s] *** Check timing (0:00:00.0)
[05/03 10:52:58    636s] Deleting Lib Analyzer.
[05/03 10:52:58    636s] Begin: GigaOpt Optimization in WNS mode
[05/03 10:52:58    636s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:52:58    636s] End AAE Lib Interpolated Model. (MEM=2435.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:52:58    636s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:52:58    636s] ### Creating PhyDesignMc. totSessionCpu=0:10:36 mem=2435.8M
[05/03 10:52:58    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:2435.8M
[05/03 10:52:58    636s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:52:58    636s] OPERPROF:   Starting FgcInit at level 2, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Finished FgcInit at level 2, CPU:0.010, REAL:0.006, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.071, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.071, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2435.8M
[05/03 10:52:58    636s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2435.8M
[05/03 10:52:58    636s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2435.8MB).
[05/03 10:52:58    636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:2435.8M
[05/03 10:52:58    636s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:37 mem=2435.8M
[05/03 10:52:58    636s] 
[05/03 10:52:58    636s] Creating Lib Analyzer ...
[05/03 10:52:58    636s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:52:58    637s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:52:58    637s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:52:58    637s] Total number of usable inverters from Lib Analyzer: 21 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:52:58    637s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:52:58    637s] 
[05/03 10:53:00    638s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:38 mem=2435.8M
[05/03 10:53:00    638s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:39 mem=2435.8M
[05/03 10:53:00    638s] Creating Lib Analyzer, finished. 
[05/03 10:53:07    646s] *info: 52 clock nets excluded
[05/03 10:53:07    646s] *info: 2 special nets excluded.
[05/03 10:53:07    646s] *info: 178 no-driver nets excluded.
[05/03 10:53:10    649s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/03 10:53:10    649s] PathGroup :  reg2reg  TargetSlack : 0 
[05/03 10:53:10    649s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.006 Density 49.51
[05/03 10:53:10    649s] Optimizer WNS Pass 0
[05/03 10:53:10    649s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2712.4M
[05/03 10:53:10    649s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2712.4M
[05/03 10:53:10    649s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/03 10:53:10    649s] Info: End MT loop @oiCellDelayCachingJob.
[05/03 10:53:10    649s] Active Path Group: reg2cgate reg2reg  
[05/03 10:53:10    649s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:53:10    649s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/03 10:53:10    649s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:53:10    649s] |  -0.003|   -0.003|  -0.006|   -0.006|    49.51%|   0:00:00.0| 2744.5M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:53:11    652s] |   0.000|    0.000|   0.000|    0.000|    49.53%|   0:00:01.0| 3274.0M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
[05/03 10:53:11    652s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:53:11    652s] 
[05/03 10:53:11    652s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:01.0 mem=3274.0M) ***
[05/03 10:53:11    652s] 
[05/03 10:53:11    652s] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:01.0 mem=3274.0M) ***
[05/03 10:53:11    652s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 49.53
[05/03 10:53:11    652s] Update Timing Windows (Threshold 0.010) ...
[05/03 10:53:11    652s] Re Calculate Delays on 0 Nets
[05/03 10:53:11    652s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:53:11    652s] Layer 4 has 20 constrained nets 
[05/03 10:53:11    652s] Layer 6 has 11 constrained nets 
[05/03 10:53:11    652s] **** End NDR-Layer Usage Statistics ****
[05/03 10:53:11    652s] 
[05/03 10:53:11    652s] *** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:01.0 mem=3274.0M) ***
[05/03 10:53:11    652s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2466.4M
[05/03 10:53:11    652s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2466.4M
[05/03 10:53:11    652s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2466.4M
[05/03 10:53:11    652s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2466.4M
[05/03 10:53:11    652s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2370.3M
[05/03 10:53:11    652s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2370.3M
[05/03 10:53:11    652s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2370.3M
[05/03 10:53:11    652s] #spOpts: N=7 autoPA advPA fgc alignH local_util mergeVia=T sncAbut pinDensity 
[05/03 10:53:11    652s] #spOpts: cut2cut 
[05/03 10:53:11    652s] OPERPROF:       Starting FgcInit at level 4, MEM:2370.3M
[05/03 10:53:11    652s] OPERPROF:       Finished FgcInit at level 4, CPU:0.010, REAL:0.012, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.001, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.003, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.060, REAL:0.058, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.060, REAL:0.059, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.000, REAL:0.003, MEM:2434.3M
[05/03 10:53:11    652s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2434.3MB).
[05/03 10:53:11    652s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.092, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.092, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:   Starting RefinePlace at level 2, MEM:2434.3M
[05/03 10:53:11    652s] *** Starting place_detail (0:10:53 mem=2434.3M) ***
[05/03 10:53:11    652s] Total net bbox length = 6.421e+04 (3.376e+04 3.045e+04) (ext = 9.622e+03)
[05/03 10:53:11    652s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2434.3M
[05/03 10:53:11    652s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2434.3M
[05/03 10:53:11    652s] Starting refinePlace ...
[05/03 10:53:11    653s]   Spread Effort: high, post-route mode, useDDP on.
[05/03 10:53:11    653s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2434.3MB) @(0:10:53 - 0:10:53).
[05/03 10:53:11    653s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:53:11    653s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 10:53:11    653s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:53:11    653s] 
[05/03 10:53:11    653s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:53:12    655s] Move report: legalization moves 1 insts, mean move: 0.22 um, max move: 0.22 um
[05/03 10:53:12    655s] 	Max move on inst (fake_mem/g9095): (133.06, 0.00) --> (133.27, 0.00)
[05/03 10:53:12    655s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2466.4MB) @(0:10:53 - 0:10:55).
[05/03 10:53:12    655s] Move report: Detail placement moves 1 insts, mean move: 0.22 um, max move: 0.22 um
[05/03 10:53:12    655s] 	Max move on inst (fake_mem/g9095): (133.06, 0.00) --> (133.27, 0.00)
[05/03 10:53:12    655s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 2466.4MB
[05/03 10:53:12    655s] Statistics of distance of Instance movement in refine placement:
[05/03 10:53:12    655s]   maximum (X+Y) =         0.22 um
[05/03 10:53:12    655s]   inst (fake_mem/g9095) with max move: (133.056, 0) -> (133.272, 0)
[05/03 10:53:12    655s]   mean    (X+Y) =         0.22 um
[05/03 10:53:12    655s] Total instances flipped for legalization: 1
[05/03 10:53:12    655s] Summary Report:
[05/03 10:53:12    655s] Instances move: 1 (out of 6550 movable)
[05/03 10:53:12    655s] Instances flipped: 1
[05/03 10:53:12    655s] Mean displacement: 0.22 um
[05/03 10:53:12    655s] Max displacement: 0.22 um [05/03 10:53:12    655s] Total instances moved : 1
(Instance: fake_mem/g9095) (133.056, 0) -> (133.272, 0)
[05/03 10:53:12    655s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVx1_ASAP7_75t_L
[05/03 10:53:12    655s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.150, REAL:0.572, MEM:2466.4M
[05/03 10:53:12    655s] Total net bbox length = 6.421e+04 (3.376e+04 3.045e+04) (ext = 9.622e+03)
[05/03 10:53:12    655s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2466.4MB
[05/03 10:53:12    655s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=2466.4MB) @(0:10:53 - 0:10:55).
[05/03 10:53:12    655s] *** Finished place_detail (0:10:55 mem=2466.4M) ***
[05/03 10:53:12    655s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.180, REAL:0.596, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.300, REAL:0.712, MEM:2466.4M
[05/03 10:53:12    655s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:53:12    655s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.001, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.000, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.054, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.056, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.005, MEM:2466.4M
[05/03 10:53:12    655s] powerDomain AO: bins with density > 0.750 =  2.26 % ( 6 / 266 )
[05/03 10:53:12    655s] Density distribution unevenness ratio = 22.010%
[05/03 10:53:12    655s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2466.4M
[05/03 10:53:12    655s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2466.4M
[05/03 10:53:12    655s] End: GigaOpt Optimization in WNS mode
[05/03 10:53:12    655s] Deleting Lib Analyzer.
[05/03 10:53:12    655s] GigaOpt: target slack met, skip TNS optimization
[05/03 10:53:12    655s]   Timing Snapshot: (REF)
[05/03 10:53:12    655s]      Weighted WNS: 0.000
[05/03 10:53:12    655s]       All  PG WNS: 0.000
[05/03 10:53:12    655s]       High PG WNS: 0.000
[05/03 10:53:12    655s]       All  PG TNS: 0.000
[05/03 10:53:12    655s]       High PG TNS: 0.000
[05/03 10:53:12    655s]    Category Slack: { [L, 0.000] [H, 0.000] [H, 0.000] }
[05/03 10:53:12    655s] 
[05/03 10:53:12    655s] 
[05/03 10:53:12    655s] Creating Lib Analyzer ...
[05/03 10:53:12    655s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:53:12    655s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:53:12    655s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:53:12    655s] Total number of usable inverters from Lib Analyzer: 21 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:53:12    655s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:53:12    655s] 
[05/03 10:53:14    657s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:57 mem=2468.4M
[05/03 10:53:14    657s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:57 mem=2468.4M
[05/03 10:53:14    657s] Creating Lib Analyzer, finished. 
[05/03 10:53:14    657s] Deleting Cell Server ...
[05/03 10:53:14    657s] Deleting Lib Analyzer.
[05/03 10:53:14    657s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:53:14    657s] Summary for sequential cells identification: 
[05/03 10:53:14    657s]   Identified SBFF number: 68
[05/03 10:53:14    657s]   Identified MBFF number: 0
[05/03 10:53:14    657s]   Identified SB Latch number: 0
[05/03 10:53:14    657s]   Identified MB Latch number: 0
[05/03 10:53:14    657s]   Not identified SBFF number: 0
[05/03 10:53:14    657s]   Not identified MBFF number: 0
[05/03 10:53:14    657s]   Not identified SB Latch number: 0
[05/03 10:53:14    657s]   Not identified MB Latch number: 0
[05/03 10:53:14    657s]   Number of sequential cells which are not FFs: 36
[05/03 10:53:14    657s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:53:14    657s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:53:14    657s]  Setting StdDelay to 1.00
[05/03 10:53:14    657s] Creating Cell Server, finished. 
[05/03 10:53:14    657s] 
[05/03 10:53:14    657s] Deleting Cell Server ...
[05/03 10:53:14    657s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.052, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.002, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2468.4M
[05/03 10:53:14    657s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2468.4M
[05/03 10:53:14    657s] GigaOpt Hold Optimizer is used
[05/03 10:53:14    657s] End AAE Lib Interpolated Model. (MEM=2468.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:53:14    657s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:57 mem=2468.4M ***
[05/03 10:53:14    657s] 
[05/03 10:53:14    657s] Creating Lib Analyzer ...
[05/03 10:53:14    657s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:53:14    657s] Summary for sequential cells identification: 
[05/03 10:53:14    657s]   Identified SBFF number: 68
[05/03 10:53:14    657s]   Identified MBFF number: 0
[05/03 10:53:14    657s]   Identified SB Latch number: 0
[05/03 10:53:14    657s]   Identified MB Latch number: 0
[05/03 10:53:14    657s]   Not identified SBFF number: 0
[05/03 10:53:14    657s]   Not identified MBFF number: 0
[05/03 10:53:14    657s]   Not identified SB Latch number: 0
[05/03 10:53:14    657s]   Not identified MB Latch number: 0
[05/03 10:53:14    657s]   Number of sequential cells which are not FFs: 36
[05/03 10:53:14    657s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:53:14    657s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:53:14    657s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:53:14    657s]  Setting StdDelay to 1.00
[05/03 10:53:14    657s] Creating Cell Server, finished. 
[05/03 10:53:14    657s] 
[05/03 10:53:14    657s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:53:14    657s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:53:14    657s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 10:53:14    657s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:53:14    657s] Total number of usable delay cells from Lib Analyzer: 9 ( HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:53:14    657s] 
[05/03 10:53:16    659s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:00 mem=2468.4M
[05/03 10:53:16    659s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:00 mem=2468.4M
[05/03 10:53:16    659s] Creating Lib Analyzer, finished. 
[05/03 10:53:16    659s] End AAE Lib Interpolated Model. (MEM=2468.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:53:16    659s]  
[05/03 10:53:16    659s] **INFO: Starting Blocking QThread with 12 CPU
[05/03 10:53:16    659s]    ____________________________________________________________________
[05/03 10:53:16    659s] __/ message from Blocking QThread
[05/03 10:53:16    659s] Multi-CPU acceleration using 12 CPU(s).
[05/03 10:53:16    659s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/03 10:53:16    660s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/03 10:53:16    659s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:53:16    659s] 
[05/03 10:53:17    660s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:53:17    660s] 
[05/03 10:53:16    659s] Latch borrow mode reset to max_borrow
[05/03 10:53:17    660s] Latch borrow mode reset to max_borrow
[05/03 10:53:16    659s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:53:16    659s] Begin IPO call back ...
[05/03 10:53:17    660s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:53:17    660s] Begin IPO call back ...
[05/03 10:53:16    659s] End IPO call back ...
[05/03 10:53:17    660s] End IPO call back ...
[05/03 10:53:16    659s] #################################################################################
[05/03 10:53:18    660s] #################################################################################
[05/03 10:53:16    659s] # Design Stage: PostRoute
[05/03 10:53:16    659s] # Design Name: clb_tile
[05/03 10:53:16    659s] # Design Mode: 7nm
[05/03 10:53:16    659s] # Analysis Mode: MMMC OCV 
[05/03 10:53:16    659s] # Parasitics Mode: SPEF/RCDB
[05/03 10:53:18    660s] # Design Stage: PostRoute
[05/03 10:53:18    660s] # Design Name: clb_tile
[05/03 10:53:18    660s] # Design Mode: 7nm
[05/03 10:53:18    660s] # Analysis Mode: MMMC OCV 
[05/03 10:53:18    660s] # Parasitics Mode: SPEF/RCDB
[05/03 10:53:16    659s] # Signoff Settings: SI On 
[05/03 10:53:16    659s] #################################################################################
[05/03 10:53:18    660s] # Signoff Settings: SI On 
[05/03 10:53:18    660s] #################################################################################
[05/03 10:53:16    659s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[05/03 10:53:16    659s] First Iteration Infinite Tw... 
[05/03 10:53:16    659s] Calculate late delays in OCV mode...
[05/03 10:53:18    660s] Calculate late delays in OCV mode...
[05/03 10:53:16    659s] Calculate early delays in OCV mode...
[05/03 10:53:18    660s] Calculate early delays in OCV mode...
[05/03 10:53:16    659s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:53:18    660s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:53:16    659s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 10:53:18    660s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 10:53:16    659s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:53:16    659s] Total number of fetched objects 6665
[05/03 10:53:16    659s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:16    659s] AAE_INFO-618: Total number of nets in the design is 6853,  97.2 percent of the nets selected for SI analysis
[05/03 10:53:19    660s] Total number of fetched objects 6665
[05/03 10:53:19    660s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:19    660s] AAE_INFO-618: Total number of nets in the design is 6853,  97.2 percent of the nets selected for SI analysis
[05/03 10:53:16    659s] Total number of fetched objects 6665
[05/03 10:53:16    659s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:16    659s] AAE_INFO-618: Total number of nets in the design is 6853,  97.2 percent of the nets selected for SI analysis
[05/03 10:53:19    660s] Total number of fetched objects 6665
[05/03 10:53:19    660s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:19    660s] AAE_INFO-618: Total number of nets in the design is 6853,  97.2 percent of the nets selected for SI analysis
[05/03 10:53:16    659s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:53:16    659s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:53:16    659s] End delay calculation. (MEM=13.1836 CPU=0:00:03.7 REAL=0:00:01.0)
[05/03 10:53:19    660s] End delay calculation. (MEM=13.1836 CPU=0:00:03.7 REAL=0:00:01.0)
[05/03 10:53:16    659s] End delay calculation (fullDC). (MEM=13.1836 CPU=0:00:04.2 REAL=0:00:01.0)
[05/03 10:53:19    660s] End delay calculation (fullDC). (MEM=13.1836 CPU=0:00:04.2 REAL=0:00:01.0)
[05/03 10:53:16    659s] *** CDM Built up (cpu=0:00:04.5  real=0:00:01.0  mem= 13.2M) ***
[05/03 10:53:16    659s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 10:53:16    659s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:53:19    660s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 10:53:19    660s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:53:16    659s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 13.2M)
[05/03 10:53:19    660s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 13.2M)
[05/03 10:53:16    659s] 
[05/03 10:53:16    659s] Executing IPO callback for view pruning ..
[05/03 10:53:19    660s] 
[05/03 10:53:19    660s] Executing IPO callback for view pruning ..
[05/03 10:53:16    659s] 
[05/03 10:53:16    659s] Active hold views:
[05/03 10:53:16    659s]  PVT_0P77V_0C.hold_view
[05/03 10:53:16    659s]   Dominating endpoints: 0
[05/03 10:53:16    659s]   Dominating TNS: [05/03 10:53:19    660s] 
[05/03 10:53:19    660s] Active hold views:
[05/03 10:53:19    660s]  PVT_0P77V_0C.hold_view
[05/03 10:53:19    660s]   Dominating endpoints: 0
[05/03 10:53:19    660s]   Dominating TNS: -0.000
[05/03 10:53:16    659s] 
-0.000
[05/03 10:53:19    660s] 
[05/03 10:53:16    659s] Starting SI iteration 2
[05/03 10:53:19    660s] Starting SI iteration 2
[05/03 10:53:16    659s] Calculate late delays in OCV mode...
[05/03 10:53:19    660s] Calculate late delays in OCV mode...
[05/03 10:53:16    659s] Calculate early delays in OCV mode...
[05/03 10:53:19    660s] Calculate early delays in OCV mode...
[05/03 10:53:16    659s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:53:19    660s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:53:16    659s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:53:16    659s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 10:53:16    659s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:53:19    660s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 10:53:19    660s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:53:16    659s] Total number of fetched objects 6665
[05/03 10:53:16    659s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:16    659s] AAE_INFO-618: Total number of nets in the design is 6853,  17.2 percent of the nets selected for SI analysis
[05/03 10:53:19    660s] Total number of fetched objects 6665
[05/03 10:53:19    660s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:53:19    660s] AAE_INFO-618: Total number of nets in the design is 6853,  17.2 percent of the nets selected for SI analysis
[05/03 10:53:16    659s] End delay calculation. (MEM=3.22656 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 10:53:19    660s] End delay calculation. (MEM=3.22656 CPU=0:00:00.5 REAL=0:00:00.0)
[05/03 10:53:16    659s] End delay calculation (fullDC). (MEM=3.22656 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 10:53:19    660s] End delay calculation (fullDC). (MEM=3.22656 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 10:53:16    659s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3.2M) ***
[05/03 10:53:16    659s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:00:13.5 mem=3.2M)
[05/03 10:53:20    660s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:00:13.5 mem=3.2M)
[05/03 10:53:16    659s] Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:03.0 totSessionCpu=0:00:13.6 mem=3.2M ***
[05/03 10:53:20    660s] Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:03.0 totSessionCpu=0:00:13.6 mem=3.2M ***
[05/03 10:53:16    659s] Timing Data dump into file /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/coe_eosdata_hm0iWY/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/03 10:53:16    659s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/03 10:53:20    660s] Timing Data dump into file /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/coe_eosdata_hm0iWY/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/03 10:53:20    660s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/03 10:53:16    659s] Done building hold timer [19517 node(s), 21224 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.0 real=0:00:03.0 totSessionCpu=0:00:15.1 mem=33.8M ***
[05/03 10:53:20    660s] Done building hold timer [19517 node(s), 21224 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.0 real=0:00:03.0 totSessionCpu=0:00:15.1 mem=33.8M ***
[05/03 10:53:16    659s] *** QThread HoldInit [finish] : cpu/real = 0:00:11.1/0:00:04.0 (2.8), mem = 33.8M
[05/03 10:53:20    660s] *** QThread HoldInit [finish] : cpu/real = 0:00:11.1/0:00:04.0 (2.8), mem = 33.8M
 
[05/03 10:53:20    669s] _______________________________________________________________________
[05/03 10:53:20    669s] Done building cte setup timing graph (fixHold) cpu=0:00:11.6 real=0:00:06.0 totSessionCpu=0:11:09 mem=2468.4M ***
*info: category slack lower bound [L 0.0] default
[05/03 10:53:21    669s] *info: category slack lower bound [H 0.0] reg2cgate 
[05/03 10:53:21    669s] *info: category slack lower bound [H 0.0] reg2reg 
[05/03 10:53:21    669s] --------------------------------------------------- 
[05/03 10:53:21    669s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/03 10:53:21    669s] --------------------------------------------------- 
[05/03 10:53:21    669s]          WNS    reg2regWNS
[05/03 10:53:21    669s]     0.000 ns      0.000 ns
[05/03 10:53:21    669s] --------------------------------------------------- 
[05/03 10:53:21    669s] Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
[05/03 10:53:21    669s] Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
[05/03 10:53:21    669s] Restoring Hold Target Slack: 0
[05/03 10:53:21    669s] Loading timing data from /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/coe_eosdata_hm0iWY/PVT_0P77V_0C.hold_view.twf 
[05/03 10:53:21    669s] 	 Loading view 1 PVT_0P77V_0C.hold_view 
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] *Info: minBufDelay = 7.5 ps, libStdDelay = 1.0 ps, minBufSize = [05/03 10:53:21    669s] Footprint list for hold buffering (delay unit: ps)
14929920 (4.0)
[05/03 10:53:21    669s] *Info: worst delay setup view: PVT_0P63V_100C.setup_view
[05/03 10:53:21    669s] =================================================================
[05/03 10:53:21    669s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/03 10:53:21    669s] ------------------------------------------------------------------
[05/03 10:53:21    669s] *Info:        4.7       1.60    4.0  57.45 HB1xp67_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        5.2       1.71    4.0  67.34 HB1xp67_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:        6.1       1.89    4.0  84.61 HB1xp67_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:        7.1       2.15    4.0 112.13 HB1xp67_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:        7.0       1.19    5.0  19.18 BUFx2_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:       13.1       1.76    5.0  58.02 HB2xp67_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        6.5       1.58    6.0  12.79 BUFx3_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        9.8       2.14    6.0  24.90 BUFx3_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:       20.0       1.86    6.0  69.13 HB3xp67_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       24.0       2.07    6.0  87.01 HB3xp67_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       29.1       2.34    6.0 114.97 HB3xp67_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:       11.1       1.78    7.0  14.23 BUFx4_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       12.8       2.04    7.0  18.81 BUFx4_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:       22.9       2.13    7.0  59.75 HB4xp67_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:       25.7       2.33    7.0  70.49 HB4xp67_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       30.8       2.04    7.0  88.74 HB4xp67_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       37.7       2.31    7.0 117.00 HB4xp67_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:        9.1       1.64    8.0   9.08 BUFx5_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:        6.9       1.39    8.0   9.60 BUFx4f_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        6.8       1.69    8.0  11.25 BUFx4f_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       10.4       1.84    8.0  11.39 BUFx5_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:        7.8       1.88    8.0  14.11 BUFx4f_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:        7.1       1.72   10.0   7.49 BUFx6f_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:        8.3       1.89   10.0   9.42 BUFx6f_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       11.4       1.81   12.0   7.13 BUFx8_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       13.2       2.05   12.0   9.42 BUFx8_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:        8.4       1.49   14.0   3.90 BUFx10_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        9.0       1.63   14.0   4.56 BUFx10_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       10.3       1.83   14.0   5.73 BUFx10_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       11.9       2.08   14.0   7.56 BUFx10_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:       10.5       1.60   16.0   3.80 BUFx12_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:        7.5       1.45   18.0   3.24 BUFx12f_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:        8.2       1.59   18.0   3.78 BUFx12f_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:        9.1       1.80   18.0   4.74 BUFx12f_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       10.5       2.03   18.0   6.26 BUFx12f_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] *Info:        8.3       1.63   22.0   2.87 BUFx16f_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       10.2       1.44   30.0   1.70 BUFx24_ASAP7_75t_SL (A,Y)
[05/03 10:53:21    669s] *Info:       10.7       1.60   30.0   1.96 BUFx24_ASAP7_75t_L (A,Y)
[05/03 10:53:21    669s] *Info:       12.2       1.79   30.0   2.43 BUFx24_ASAP7_75t_R (A,Y)
[05/03 10:53:21    669s] *Info:       14.1       2.03   30.0   3.18 BUFx24_ASAP7_75t_SRAM (A,Y)
[05/03 10:53:21    669s] =================================================================
[05/03 10:53:21    669s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.065, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.066, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2555.8M
[05/03 10:53:21    669s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2555.8M
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] ------------------------------------------------------------
[05/03 10:53:21    669s]              Initial Summary                             
[05/03 10:53:21    669s] ------------------------------------------------------------
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] Setup views included:
[05/03 10:53:21    669s]  PVT_0P63V_100C.setup_view
[05/03 10:53:21    669s] Hold  views included:
[05/03 10:53:21    669s]  PVT_0P77V_0C.hold_view
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] |           WNS (ns):|  0.000  |  0.000  |  9.660  |  0.002  |
[05/03 10:53:21    669s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[05/03 10:53:21    669s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[05/03 10:53:21    669s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] |           WNS (ns):| -0.106  | -0.087  | -0.060  | -0.106  |
[05/03 10:53:21    669s] |           TNS (ns):|-121.468 |-119.148 | -1.326  | -0.994  |
[05/03 10:53:21    669s] |    Violating Paths:|  1799   |  1758   |   29    |   12    |
[05/03 10:53:21    669s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:53:21    669s] +--------------------+---------+---------+---------+---------+
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] +----------------+-------------------------------+------------------+
[05/03 10:53:21    669s] |                |              Real             |       Total      |
[05/03 10:53:21    669s] |    DRVs        +------------------+------------+------------------|
[05/03 10:53:21    669s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:53:21    669s] +----------------+------------------+------------+------------------+
[05/03 10:53:21    669s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:53:21    669s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:53:21    669s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:53:21    669s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:53:21    669s] +----------------+------------------+------------+------------------+
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] Density: 49.529%
[05/03 10:53:21    669s] Total number of glitch violations: 0
[05/03 10:53:21    669s] ------------------------------------------------------------
[05/03 10:53:21    669s] Deleting Cell Server ...
[05/03 10:53:21    669s] Deleting Lib Analyzer.
[05/03 10:53:21    669s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:53:21    669s] Summary for sequential cells identification: 
[05/03 10:53:21    669s]   Identified SBFF number: 68
[05/03 10:53:21    669s]   Identified MBFF number: 0
[05/03 10:53:21    669s]   Identified SB Latch number: 0
[05/03 10:53:21    669s]   Identified MB Latch number: 0
[05/03 10:53:21    669s]   Not identified SBFF number: 0
[05/03 10:53:21    669s]   Not identified MBFF number: 0
[05/03 10:53:21    669s]   Not identified SB Latch number: 0
[05/03 10:53:21    669s]   Not identified MB Latch number: 0
[05/03 10:53:21    669s]   Number of sequential cells which are not FFs: 36
[05/03 10:53:21    669s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:53:21    669s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:53:21    669s]  Setting StdDelay to 1.00
[05/03 10:53:21    669s] Creating Cell Server, finished. 
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] Deleting Cell Server ...
[05/03 10:53:21    669s] 
[05/03 10:53:21    669s] Creating Lib Analyzer ...
[05/03 10:53:21    669s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:53:21    669s] Summary for sequential cells identification: 
[05/03 10:53:21    669s]   Identified SBFF number: 68
[05/03 10:53:21    669s]   Identified MBFF number: 0
[05/03 10:53:21    669s]   Identified SB Latch number: 0
[05/03 10:53:21    669s]   Identified MB Latch number: 0
[05/03 10:53:21    669s]   Not identified SBFF number: 0
[05/03 10:53:21    669s]   Not identified MBFF number: 0
[05/03 10:53:21    669s]   Not identified SB Latch number: 0
[05/03 10:53:21    669s]   Not identified MB Latch number: 0
[05/03 10:53:21    669s]   Number of sequential cells which are not FFs: 36
[05/03 10:53:21    669s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:53:21    669s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:53:21    669s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:53:21    669s]  Setting StdDelay to 1.00
[05/03 10:53:21    669s] Creating Cell Server, finished. 
[05/03 10:53:21    669s] 
[05/03 10:53:21    670s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:53:21    670s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:53:21    670s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 10:53:21    670s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:53:21    670s] Total number of usable delay cells from Lib Analyzer: 9 ( HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:53:21    670s] 
[05/03 10:53:23    671s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:12 mem=2555.8M
[05/03 10:53:23    672s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:12 mem=2555.8M
[05/03 10:53:23    672s] Creating Lib Analyzer, finished. 
[05/03 10:53:24    672s] **opt_design ... cpu = 0:01:21, real = 0:01:01, mem = 1705.1M, totSessionCpu=0:11:12 **
[05/03 10:53:24    672s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 10:53:24    672s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 10:53:24    672s] gigaOpt Hold fixing search radius: 43.200000 Microns (40 stdCellHgt)
[05/03 10:53:24    672s] gigaOpt Hold fixing search radius on new term: 5.400000 Microns (5 stdCellHgt)
[05/03 10:53:24    672s] *info: Run opt_design holdfix with 12 threads.
[05/03 10:53:24    672s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:53:24    672s] --------------------------------------------------- 
[05/03 10:53:24    672s]    Hold Timing Summary  - Initial 
[05/03 10:53:24    672s] --------------------------------------------------- 
[05/03 10:53:24    672s]  Target slack:       0.0000 ns
[05/03 10:53:24    672s]  View: PVT_0P77V_0C.hold_view 
[05/03 10:53:24    672s]    WNS:      -0.1059
[05/03 10:53:24    672s]    TNS:    -121.4792
[05/03 10:53:24    672s]    VP :         1799
[05/03 10:53:24    672s]    Worst hold path end point: blkinst/cluster0/cfg_d_reg[0]/D 
[05/03 10:53:24    672s] --------------------------------------------------- 
[05/03 10:53:24    672s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:53:24    672s] ### Creating PhyDesignMc. totSessionCpu=0:11:13 mem=2747.0M
[05/03 10:53:24    672s] OPERPROF: Starting DPlace-Init at level 1, MEM:2747.0M
[05/03 10:53:24    672s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:53:24    672s] OPERPROF:   Starting FgcInit at level 2, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.009, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.074, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.074, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2747.0M
[05/03 10:53:24    672s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2747.0M
[05/03 10:53:24    672s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2747.0MB).
[05/03 10:53:24    672s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:2747.0M
[05/03 10:53:24    672s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:13 mem=2779.0M
[05/03 10:53:24    672s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2779.0M
[05/03 10:53:24    672s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2779.0M
[05/03 10:53:24    672s] Optimizer Target Slack 0.000 StdDelay is 0.001  
[05/03 10:53:24    672s] 
[05/03 10:53:24    672s] *** Starting Core Fixing (fixHold) cpu=0:00:15.3 real=0:00:10.0 totSessionCpu=0:11:13 mem=2779.0M density=49.529% ***

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.660  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1859   |  1818   |   29    |   52    |
+--------------------+---------+---------+---------+---------+

Density: 49.529%
------------------------------------------------------------
[05/03 10:53:24    673s] *info: Hold Batch Commit is enabled
[05/03 10:53:24    673s] *info: Levelized Batch Commit is enabled
[05/03 10:53:24    673s] 
[05/03 10:53:24    673s] Phase I ......
[05/03 10:53:24    673s] Executing transform: ECO Safe Resize
[05/03 10:53:24    673s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:53:24    673s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 10:53:24    673s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:53:24    673s] Worst hold path end point:
[05/03 10:53:24    673s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:53:24    673s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:53:24    673s] |   0|  -0.106|  -121.48|    1799|          0|       0(     0)|    49.53%|   0:00:00.0|  2866.5M|
[05/03 10:53:24    673s] Worst hold path end point:
[05/03 10:53:24    673s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:53:24    673s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:53:24    673s] 
[05/03 10:53:24    673s] |   1|  -0.106|  -121.48|    1799|          0|       0(     0)|    49.53%|   0:00:00.0|  3076.3M|
[05/03 10:53:24    673s] Capturing REF for hold ...
[05/03 10:53:24    673s]    Hold Timing Snapshot: (REF)
[05/03 10:53:24    673s]              All PG WNS: -0.106
[05/03 10:53:24    673s]              All PG TNS: -121.479
[05/03 10:53:24    673s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:53:24    673s] Executing transform: AddBuffer + LegalResize
[05/03 10:53:24    673s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:53:24    673s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 10:53:24    673s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:53:24    673s] Worst hold path end point:
[05/03 10:53:24    673s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:53:24    673s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:53:24    673s] |   0|  -0.106|  -121.48|    1799|          0|       0(     0)|    49.53%|   0:00:00.0|  3076.3M|
[05/03 10:53:53    997s] Worst hold path end point:
[05/03 10:53:53    997s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:53:53    997s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:53:53    997s] |   1|  -0.106|   -66.40|    1799|        911|       1(     1)|    54.56%|   0:00:29.0|  3319.3M|
[05/03 10:54:34   1462s] Worst hold path end point:
[05/03 10:54:34   1462s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:54:34   1462s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:54:34   1462s] |   2|  -0.106|   -15.60|    1193|        909|       1(     1)|    59.44%|   0:00:40.0|  3321.5M|
[05/03 10:54:58   1742s] Worst hold path end point:
[05/03 10:54:58   1742s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:54:58   1742s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:54:58   1742s] |   3|  -0.106|    -2.37|     201|        867|      25(    22)|    62.96%|   0:00:25.0|  3327.5M|
[05/03 10:55:02   1777s] Worst hold path end point:
[05/03 10:55:02   1777s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:02   1777s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:02   1777s] |   4|  -0.106|    -0.91|      53|         90|      37(     3)|    63.34%|   0:00:04.0|  3330.5M|
[05/03 10:55:04   1795s] Worst hold path end point:
[05/03 10:55:04   1795s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:04   1795s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:04   1795s] |   5|  -0.106|    -0.36|      14|         33|       9(     1)|    63.49%|   0:00:02.0|  3331.5M|
[05/03 10:55:04   1800s] Worst hold path end point:
[05/03 10:55:04   1800s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:04   1800s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:04   1800s] |   6|  -0.106|    -0.20|       2|         11|       0(     0)|    63.54%|   0:00:00.0|  3332.5M|
[05/03 10:55:04   1800s] Worst hold path end point:
[05/03 10:55:04   1800s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:04   1800s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:04   1800s] 
[05/03 10:55:04   1800s] Capturing REF for hold ...
[05/03 10:55:04   1800s]    Hold Timing Snapshot: (REF)
[05/03 10:55:04   1800s] |   7|  -0.106|    -0.20|       2|          0|       0(     0)|    63.54%|   0:00:00.0|  3332.5M|
[05/03 10:55:04   1800s]              All PG WNS: -0.106
[05/03 10:55:04   1800s]              All PG TNS: -0.196
[05/03 10:55:04   1800s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:55:04   1800s] *info:        in which 28 FF resizing 
[05/03 10:55:04   1800s] 
[05/03 10:55:04   1800s] *info:    Total 2821 cells added for Phase I
[05/03 10:55:04   1800s] *info:    Total 73 instances resized for Phase I
[05/03 10:55:04   1800s] --------------------------------------------------- 
[05/03 10:55:04   1800s]    Hold Timing Summary  - Phase I 
[05/03 10:55:04   1800s] --------------------------------------------------- 
[05/03 10:55:04   1800s]  Target slack:       0.0000 ns
[05/03 10:55:04   1800s]  View: PVT_0P77V_0C.hold_view 
[05/03 10:55:04   1800s]    WNS:      -0.1059
[05/03 10:55:04   1800s]    TNS:      -0.1958
[05/03 10:55:04   1800s]    VP :            2
[05/03 10:55:04   1800s]    Worst hold path end point: blkinst/cluster0/cfg_d_reg[0]/D 
[05/03 10:55:04   1800s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  9.428  | -0.001  |
|           TNS (ns):| -0.004  | -0.003  |  0.000  | -0.001  |
|    Violating Paths:|    4    |    3    |    0    |    2    |
|          All Paths:|  1859   |  1818   |   29    |   52    |
+--------------------+---------+---------+---------+---------+

Density: 63.539%
------------------------------------------------------------
[05/03 10:55:04   1800s] *info: Hold Batch Commit is enabled
[05/03 10:55:04   1800s] *info: Levelized Batch Commit is enabled
[05/03 10:55:04   1800s] 
[05/03 10:55:04   1800s] Phase II ......
[05/03 10:55:04   1800s] Executing transform: AddBuffer
[05/03 10:55:04   1800s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:55:04   1800s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/03 10:55:04   1800s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:55:04   1800s] Worst hold path end point:
[05/03 10:55:04   1800s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:04   1800s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:04   1800s] |   0|  -0.106|    -0.20|       2|          0|       0(     0)|    63.54%|   0:00:00.0|  3419.9M|
[05/03 10:55:04   1800s] Worst hold path end point:
[05/03 10:55:04   1800s]   blkinst/cluster0/cfg_d_reg[0]/D
[05/03 10:55:04   1800s]     net: cfg_scan_in (nrTerm=2)
[05/03 10:55:04   1800s] 
[05/03 10:55:04   1800s] Capturing REF for hold ...
[05/03 10:55:04   1800s] |   1|  -0.106|    -0.20|       2|          0|       0(     0)|    63.54%|   0:00:00.0|  3419.9M|
[05/03 10:55:04   1800s]    Hold Timing Snapshot: (REF)
[05/03 10:55:04   1800s]              All PG WNS: -0.106
[05/03 10:55:04   1800s]              All PG TNS: -0.196
[05/03 10:55:04   1800s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/03 10:55:04   1800s] --------------------------------------------------- 
[05/03 10:55:04   1800s]    Hold Timing Summary  - Phase II 
[05/03 10:55:04   1800s] --------------------------------------------------- 
[05/03 10:55:04   1800s]  Target slack:       0.0000 ns
[05/03 10:55:04   1800s]  View: PVT_0P77V_0C.hold_view 
[05/03 10:55:04   1800s]    WNS:      -0.1059
[05/03 10:55:04   1800s]    TNS:      -0.1958
[05/03 10:55:04   1800s]    VP :            2
[05/03 10:55:04   1800s]    Worst hold path end point: blkinst/cluster0/cfg_d_reg[0]/D 
[05/03 10:55:04   1800s] --------------------------------------------------- 

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  9.428  | -0.001  |
|           TNS (ns):| -0.004  | -0.003  |  0.000  | -0.001  |
|    Violating Paths:|    4    |    3    |    0    |    2    |
|          All Paths:|  1859   |  1818   |   29    |   52    |
+--------------------+---------+---------+---------+---------+

Density: 63.539%
------------------------------------------------------------
[05/03 10:55:05   1800s] *info:     1 net(s): Could not be fixed because of internal reason: FTermNode.
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] =======================================================================
[05/03 10:55:05   1800s]                 Reasons for remaining hold violations
[05/03 10:55:05   1800s] =======================================================================
[05/03 10:55:05   1800s] *info: Total 2 net(s) have violated hold timing slacks.
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] Buffering failure reasons
[05/03 10:55:05   1800s] ------------------------------------------------
[05/03 10:55:05   1800s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] Resizing failure reasons
[05/03 10:55:05   1800s] ------------------------------------------------
[05/03 10:55:05   1800s] *info:     1 net(s): Could not be fixed because of hold slack degradation.
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] *info:          in which 2672 termBuffering
[05/03 10:55:05   1800s] *info:          in which 0 dummyBuffering
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] *** Finished Core Fixing (fixHold) cpu=0:19:03 real=0:01:51 totSessionCpu=0:30:01 mem=3419.9M density=63.539% ***
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] *info:
[05/03 10:55:05   1800s] *info: Added a total of 2821 cells to fix/reduce hold violation
[05/03 10:55:05   1800s]  (4.0, 	57.451)[05/03 10:55:05   1800s] *info:
[05/03 10:55:05   1800s] *info: Summary: 
[05/03 10:55:05   1800s] *info:          152 cells of type 'HB1xp67_ASAP7_75t_SL (4.0, 	67.343)' used
[05/03 10:55:05   1800s] *info:           35 cells of type 'HB1xp67_ASAP7_75t_L (4.0, 	84.608)' used
[05/03 10:55:05   1800s] *info:          105 cells of type 'HB1xp67_ASAP7_75t_R (4.0, 	112.132)' used
[05/03 10:55:05   1800s] *info:           65 cells of type 'HB1xp67_ASAP7_75t_SRAM (5.0, 	19.181)' used
[05/03 10:55:05   1800s] *info:          279 cells of type 'BUFx2_ASAP7_75t_SL (5.0, 	58.018)' used
[05/03 10:55:05   1800s] *info:           54 cells of type 'HB2xp67_ASAP7_75t_SL (6.0, 	12.787)' used
[05/03 10:55:05   1800s] *info:           10 cells of type 'BUFx3_ASAP7_75t_SL (6.0, 	69.130)' used
[05/03 10:55:05   1800s] *info:          181 cells of type 'HB3xp67_ASAP7_75t_L (6.0, 	87.006)' used
[05/03 10:55:05   1800s] *info:           83 cells of type 'HB3xp67_ASAP7_75t_R (6.0, 	114.968)' used
[05/03 10:55:05   1800s] *info:          147 cells of type 'HB3xp67_ASAP7_75t_SRAM (7.0, 	14.228)' used
[05/03 10:55:05   1800s] *info:            7 cells of type 'BUFx4_ASAP7_75t_R (7.0, 	18.812)' used
[05/03 10:55:05   1800s] *info:            6 cells of type 'BUFx4_ASAP7_75t_SRAM (7.0, 	59.745)' used
[05/03 10:55:05   1800s] *info:           21 cells of type 'HB4xp67_ASAP7_75t_SL (7.0, 	70.490)' used
[05/03 10:55:05   1800s] *info:            6 cells of type 'HB4xp67_ASAP7_75t_L (7.0, 	88.741)' used
[05/03 10:55:05   1800s] *info:          133 cells of type 'HB4xp67_ASAP7_75t_R (7.0, 	116.999)' used
[05/03 10:55:05   1800s] *info:         1512 cells of type 'HB4xp67_ASAP7_75t_SRAM (8.0, 	9.076)' used
[05/03 10:55:05   1800s] *info:            1 cell  of type 'BUFx5_ASAP7_75t_L (8.0, 	9.596)' used
[05/03 10:55:05   1800s] *info:            9 cells of type 'BUFx4f_ASAP7_75t_SL (8.0, 	11.389)' used
[05/03 10:55:05   1800s] *info:            2 cells of type 'BUFx5_ASAP7_75t_R (10.0, 	7.492)' used
[05/03 10:55:05   1800s] *info:            1 cell  of type 'BUFx6f_ASAP7_75t_L (12.0, 	9.422)' used
[05/03 10:55:05   1800s] *info:            1 cell  of type 'BUFx8_ASAP7_75t_SRAM (18.0, 	3.244)' used
[05/03 10:55:05   1800s] *info:            8 cells of type 'BUFx12f_ASAP7_75t_SL (18.0, 	4.738)' used
[05/03 10:55:05   1800s] *info:            3 cells of type 'BUFx12f_ASAP7_75t_R' used
[05/03 10:55:05   1800s] *info:
[05/03 10:55:05   1800s] *info: Total 73 instances resized
[05/03 10:55:05   1800s] *info:       in which 28 FF resizing
[05/03 10:55:05   1800s] *info:
[05/03 10:55:05   1800s] 
[05/03 10:55:05   1800s] *** Finish Post Route Hold Fixing (cpu=0:19:03 real=0:01:51 totSessionCpu=0:30:01 mem=3419.9M density=63.539%) ***
[05/03 10:55:05   1801s] **INFO: total 3505 insts, 0 nets marked don't touch
[05/03 10:55:05   1801s] **INFO: total 3505 insts, 0 nets marked don't touch DB property
[05/03 10:55:05   1801s] **INFO: total 3505 insts, 0 nets unmarked don't touch
[05/03 10:55:05   1801s] 
OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2523.9M
[05/03 10:55:05   1801s] #spOpts: N=7 autoPA advPA fgc alignH local_util mergeVia=T sncAbut pinDensity 
[05/03 10:55:05   1801s] #spOpts: cut2cut 
[05/03 10:55:05   1801s] OPERPROF:       Starting FgcInit at level 4, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Finished FgcInit at level 4, CPU:0.020, REAL:0.009, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.001, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.010, REAL:0.003, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.060, REAL:0.061, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.060, REAL:0.063, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.010, REAL:0.002, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.010, REAL:0.003, MEM:2523.9M
[05/03 10:55:05   1801s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2523.9MB).
[05/03 10:55:05   1801s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.096, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.096, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:   Starting RefinePlace at level 2, MEM:2523.9M
[05/03 10:55:05   1801s] *** Starting place_detail (0:30:02 mem=2523.9M) ***
[05/03 10:55:05   1801s] Total net bbox length = 8.770e+04 (4.745e+04 4.025e+04) (ext = 9.622e+03)
[05/03 10:55:05   1801s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.001, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2523.9M
[05/03 10:55:05   1801s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2523.9M
[05/03 10:55:05   1801s] Starting refinePlace ...
[05/03 10:55:05   1801s]   Spread Effort: high, post-route mode, useDDP on.
[05/03 10:55:05   1801s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2523.9MB) @(0:30:02 - 0:30:02).
[05/03 10:55:05   1801s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:55:05   1801s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 10:55:05   1801s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:55:05   1801s] 
[05/03 10:55:05   1801s] Running Spiral MT with 12 threads  fetchWidth=54 
[05/03 10:55:06   1804s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:55:06   1804s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:01.0, mem=2523.9MB) @(0:30:02 - 0:30:05).
[05/03 10:55:06   1804s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 10:55:06   1804s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 2523.9MB
[05/03 10:55:06   1804s] Statistics of distance of Instance movement in refine placement:
[05/03 10:55:06   1804s]   maximum (X+Y) =         0.00 um
[05/03 10:55:06   1804s]   mean    (X+Y) =         0.00 um
[05/03 10:55:06   1804s] Total instances flipped for legalization: 94
[05/03 10:55:06   1804s] Total instances moved : 0
[05/03 10:55:06   1804s] Summary Report:
[05/03 10:55:06   1804s] Instances move: 0 (out of 9371 movable)
[05/03 10:55:06   1804s] Instances flipped: 94
[05/03 10:55:06   1804s] Mean displacement: 0.00 um
[05/03 10:55:06   1804s] Max displacement: 0.00 um 
[05/03 10:55:06   1804s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.010, REAL:0.861, MEM:2523.9M
[05/03 10:55:06   1804s] Total net bbox length = 8.773e+04 (4.748e+04 4.025e+04) (ext = 9.622e+03)
[05/03 10:55:06   1804s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:01.0, mem=2523.9MB) @(0:30:02 - 0:30:05).
[05/03 10:55:06   1804s] Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 2523.9MB
[05/03 10:55:06   1804s] *** Finished place_detail (0:30:05 mem=2523.9M) ***
[05/03 10:55:06   1804s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.040, REAL:0.893, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.180, REAL:1.014, MEM:2523.9M
[05/03 10:55:06   1804s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:55:06   1804s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.010, REAL:0.001, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.056, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.057, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.007, MEM:2523.9M
[05/03 10:55:06   1804s] powerDomain AO: bins with density > 0.750 = 48.12 % ( 128 / 266 )
[05/03 10:55:06   1804s] Density distribution unevenness ratio = 19.836%
[05/03 10:55:06   1804s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2523.9M
[05/03 10:55:06   1804s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2520.1M
[05/03 10:55:06   1804s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2520.1M
[05/03 10:55:06   1804s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1804s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2520.1M
[05/03 10:55:06   1804s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2520.1M
[05/03 10:55:06   1804s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.052, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2520.1M
[05/03 10:55:06   1805s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2520.1M
[05/03 10:55:06   1805s] Deleting Cell Server ...
[05/03 10:55:06   1805s] Deleting Lib Analyzer.
[05/03 10:55:06   1805s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:55:06   1805s] Summary for sequential cells identification: 
[05/03 10:55:06   1805s]   Identified SBFF number: 68
[05/03 10:55:06   1805s]   Identified MBFF number: 0
[05/03 10:55:06   1805s]   Identified SB Latch number: 0
[05/03 10:55:06   1805s]   Identified MB Latch number: 0
[05/03 10:55:06   1805s]   Not identified SBFF number: 0
[05/03 10:55:06   1805s]   Not identified MBFF number: 0
[05/03 10:55:06   1805s]   Not identified SB Latch number: 0
[05/03 10:55:06   1805s]   Not identified MB Latch number: 0
[05/03 10:55:06   1805s]   Number of sequential cells which are not FFs: 36
[05/03 10:55:06   1805s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:55:06   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:55:06   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:55:06   1805s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:55:06   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/03 10:55:06   1805s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/03 10:55:06   1805s]  Setting StdDelay to 1.00
[05/03 10:55:06   1805s] Creating Cell Server, finished. 
[05/03 10:55:06   1805s] 
[05/03 10:55:06   1805s] Deleting Cell Server ...
[05/03 10:55:06   1805s] [hotspot] +------------+---------------+---------------+
[05/03 10:55:06   1805s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:55:06   1805s] [hotspot] +------------+---------------+---------------+
[05/03 10:55:06   1805s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:55:06   1805s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:55:06   1805s] [hotspot] +------------+---------------+---------------+
[05/03 10:55:06   1805s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:55:06   1805s] OPERPROF: Starting FgcInit at level 1, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF: Finished FgcInit at level 1, CPU:0.010, REAL:0.005, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.001, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:06   1805s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.044, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.044, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2518.0M
[05/03 10:55:07   1805s] 
[05/03 10:55:07   1805s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2518.0M
[05/03 10:55:07   1805s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.010, REAL:0.016, MEM:2518.0M
[05/03 10:55:07   1805s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:55:07   1805s] UM:                                      -3.500 ps         -1.800 ps  postroute.hold
[05/03 10:55:07   1805s] Running postRoute recovery in preEcoRoute mode
[05/03 10:55:07   1805s] **opt_design ... cpu = 0:20:15, real = 0:02:44, mem = 1740.4M, totSessionCpu=0:30:06 **
[05/03 10:55:07   1805s]   DRV Snapshot: (TGT)
[05/03 10:55:07   1805s]          Tran DRV: 0
[05/03 10:55:07   1805s]           Cap DRV: 0
[05/03 10:55:07   1805s]        Fanout DRV: 0
[05/03 10:55:07   1805s]            Glitch: 0
[05/03 10:55:07   1805s] 
[05/03 10:55:07   1805s] Creating Lib Analyzer ...
[05/03 10:55:07   1805s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 10:55:07   1805s] Summary for sequential cells identification: 
[05/03 10:55:07   1805s]   Identified SBFF number: 68
[05/03 10:55:07   1805s]   Identified MBFF number: 0
[05/03 10:55:07   1805s]   Identified SB Latch number: 0
[05/03 10:55:07   1805s]   Identified MB Latch number: 0
[05/03 10:55:07   1805s]   Not identified SBFF number: 0
[05/03 10:55:07   1805s]   Not identified MBFF number: 0
[05/03 10:55:07   1805s]   Not identified SB Latch number: 0
[05/03 10:55:07   1805s]   Not identified MB Latch number: 0
[05/03 10:55:07   1805s]   Number of sequential cells which are not FFs: 36
[05/03 10:55:07   1805s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 10:55:07   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/03 10:55:07   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/03 10:55:07   1805s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 10:55:07   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/03 10:55:07   1805s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/03 10:55:07   1805s]  Setting StdDelay to 1.00
[05/03 10:55:07   1805s] Creating Cell Server, finished. 
[05/03 10:55:07   1805s] 
[05/03 10:55:07   1806s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/03 10:55:07   1806s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/03 10:55:07   1806s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 10:55:07   1806s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/03 10:55:07   1806s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 10:55:07   1806s] 
[05/03 10:55:08   1807s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:08 mem=2520.0M
[05/03 10:55:09   1807s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:08 mem=2520.0M
[05/03 10:55:09   1807s] Creating Lib Analyzer, finished. 
[05/03 10:55:09   1807s] 
[05/03 10:55:09   1807s] Recovery Manager:
[05/03 10:55:09   1807s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 10:55:09   1807s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 10:55:09   1807s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 10:55:09   1807s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/03 10:55:09   1807s] 
[05/03 10:55:09   1807s] Checking DRV degradation...
[05/03 10:55:09   1807s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/03 10:55:09   1807s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2518.04M, totSessionCpu=0:30:08).
[05/03 10:55:09   1807s] **opt_design ... cpu = 0:20:17, real = 0:02:46, mem = 1744.5M, totSessionCpu=0:30:08 **
[05/03 10:55:09   1807s] 
[05/03 10:55:09   1808s]   Timing/DRV Snapshot: (REF)
[05/03 10:55:09   1808s]      Weighted WNS: -0.002
[05/03 10:55:09   1808s]       All  PG WNS: -0.002
[05/03 10:55:09   1808s]       High PG WNS: -0.002
[05/03 10:55:09   1808s]       All  PG TNS: -0.004
[05/03 10:55:09   1808s]       High PG TNS: -0.003
[05/03 10:55:09   1808s]          Tran DRV: 0
[05/03 10:55:09   1808s]           Cap DRV: 0
[05/03 10:55:09   1808s]        Fanout DRV: 0
[05/03 10:55:09   1808s]            Glitch: 0
[05/03 10:55:09   1808s]    Category Slack: { [L, -0.002] [H, -0.002] [H, -0.002] }
[05/03 10:55:09   1808s] 
[05/03 10:55:09   1808s] ### Creating LA Mngr. totSessionCpu=0:30:08 mem=2518.0M
[05/03 10:55:09   1808s] ### Creating LA Mngr, finished. totSessionCpu=0:30:08 mem=2518.0M
[05/03 10:55:09   1808s] Default Rule : ""
[05/03 10:55:09   1808s] Non Default Rules :
[05/03 10:55:09   1808s] Worst Slack : -0.002 ns
[05/03 10:55:09   1808s] Total 0 nets layer assigned (0.1).
[05/03 10:55:09   1808s] GigaOpt: setting up router preferences
[05/03 10:55:09   1808s] GigaOpt: 32 nets assigned router directives
[05/03 10:55:09   1808s] 
[05/03 10:55:09   1808s] Start Assign Priority Nets ...
[05/03 10:55:09   1808s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/03 10:55:09   1808s] Existing Priority Nets 0 (0.0%)
[05/03 10:55:09   1808s] Total Assign Priority Nets 39 (0.4%)
[05/03 10:55:09   1808s] ### Creating LA Mngr. totSessionCpu=0:30:08 mem=2518.0M
[05/03 10:55:09   1808s] ### Creating LA Mngr, finished. totSessionCpu=0:30:08 mem=2518.0M
[05/03 10:55:09   1808s] Default Rule : ""
[05/03 10:55:09   1808s] Non Default Rules :
[05/03 10:55:09   1808s] Worst Slack : -0.002 ns
[05/03 10:55:09   1808s] Total 0 nets layer assigned (0.2).
[05/03 10:55:09   1808s] GigaOpt: setting up router preferences
[05/03 10:55:09   1808s] GigaOpt: 26 nets assigned router directives
[05/03 10:55:09   1808s] 
[05/03 10:55:09   1808s] Start Assign Priority Nets ...
[05/03 10:55:09   1808s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/03 10:55:09   1808s] Existing Priority Nets 0 (0.0%)
[05/03 10:55:09   1808s] Total Assign Priority Nets 119 (1.2%)
[05/03 10:55:09   1808s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.020, REAL:0.009, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.020, REAL:0.010, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.110, REAL:0.089, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.003, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.120, REAL:0.099, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.120, REAL:0.100, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2530.5M
[05/03 10:55:09   1808s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2530.5M
[05/03 10:55:10   1809s] 
[05/03 10:55:10   1809s] ------------------------------------------------------------
[05/03 10:55:10   1809s]         Pre-ecoRoute Summary                             
[05/03 10:55:10   1809s] ------------------------------------------------------------
[05/03 10:55:10   1809s] 
[05/03 10:55:10   1809s] Setup views included:
[05/03 10:55:10   1809s]  PVT_0P63V_100C.setup_view 
[05/03 10:55:10   1809s] 
[05/03 10:55:10   1809s] +--------------------+---------+---------+---------+---------+
[05/03 10:55:10   1809s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:55:10   1809s] +--------------------+---------+---------+---------+---------+
[05/03 10:55:10   1809s] |           WNS (ns):| -0.002  | -0.002  |  9.428  | -0.001  |
[05/03 10:55:10   1809s] |           TNS (ns):| -0.004  | -0.003  |  0.000  | -0.001  |
[05/03 10:55:10   1809s] |    Violating Paths:|    4    |    3    |    0    |    2    |
[05/03 10:55:10   1809s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:55:10   1809s] +--------------------+---------+---------+---------+---------+
[05/03 10:55:10   1809s] 
[05/03 10:55:10   1809s] +----------------+-------------------------------+------------------+
[05/03 10:55:10   1809s] |                |              Real             |       Total      |
[05/03 10:55:10   1809s] |    DRVs        +------------------+------------+------------------|
[05/03 10:55:10   1809s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:55:10   1809s] +----------------+------------------+------------+------------------+
[05/03 10:55:10   1809s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:55:10   1809s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:55:10   1809s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:55:10   1809s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:55:10   1809s] +----------------+------------------+------------+------------------+
[05/03 10:55:10   1809s] 
[05/03 10:55:10   1809s] Density: 63.539%
[05/03 10:55:10   1809s] Total number of glitch violations: 0
[05/03 10:55:10   1809s] ------------------------------------------------------------
[05/03 10:55:10   1809s] **opt_design ... cpu = 0:20:18, real = 0:02:47, mem = 1690.1M, totSessionCpu=0:30:09 **
[05/03 10:55:10   1809s] OPERPROF: Starting DPlace-Init at level 1, MEM:2474.3M
[05/03 10:55:10   1809s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:55:10   1809s] OPERPROF:   Starting FgcInit at level 2, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.009, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2474.3M
[05/03 10:55:10   1809s] Core basic site is coreSite
[05/03 10:55:10   1809s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2474.3M
[05/03 10:55:10   1809s] SiteArray: one-level site array dimensions = 138 x 926
[05/03 10:55:10   1809s] SiteArray: use 511,152 bytes
[05/03 10:55:10   1809s] SiteArray: current memory after site array memory allocatiion 2474.3M
[05/03 10:55:10   1809s] SiteArray: FP blocked sites are writable
[05/03 10:55:10   1809s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2474.3M
[05/03 10:55:10   1809s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 10:55:10   1809s] Mark StBox On SiteArr starts
[05/03 10:55:10   1809s] Mark StBox On SiteArr ends
[05/03 10:55:10   1809s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.120, REAL:0.068, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.120, REAL:0.069, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.170, REAL:0.121, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.180, REAL:0.129, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.180, REAL:0.130, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:10   1809s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2474.3MB).
[05/03 10:55:10   1809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.160, MEM:2474.3M
[05/03 10:55:10   1809s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2474.3M
[05/03 10:55:10   1809s]   Signal wire search tree: 88735 elements. (cpu=0:00:00.0, mem=0.0M)
[05/03 10:55:10   1809s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.030, REAL:0.031, MEM:2474.3M
[05/03 10:55:11   1810s] For 7940 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 10:55:11   1810s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2474.3M
[05/03 10:55:11   1810s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 1084 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 92 filler insts (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 132 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 52 filler insts (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 150 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 95 filler insts (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 446 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 113 filler insts (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 1075 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 441 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 2418 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 735 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 2635 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/03 10:55:11   1810s] *INFO: Total 9468 filler insts added - prefix FILLER_AO (CPU: 0:00:01.7).
[05/03 10:55:11   1810s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.240, REAL:0.243, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2474.3M
[05/03 10:55:11   1810s] For 1528 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 10:55:11   1810s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.000, REAL:0.001, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.250, REAL:0.245, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.250, REAL:0.246, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2474.3M
[05/03 10:55:11   1810s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2474.3M
[05/03 10:55:11   1810s] -routeWithEco false                       # bool, default=false
[05/03 10:55:11   1810s] -routeWithEco true                        # bool, default=false, user setting
[05/03 10:55:11   1810s] -routeSelectedNetOnly false               # bool, default=false
[05/03 10:55:11   1810s] -routeWithTimingDriven false              # bool, default=false
[05/03 10:55:11   1810s] -routeWithSiDriven false                  # bool, default=false
[05/03 10:55:12   1810s] Existing Dirty Nets : 3758
[05/03 10:55:12   1810s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/03 10:55:12   1810s] Reset Dirty Nets : 3758
[05/03 10:55:12   1811s] 
[05/03 10:55:12   1811s] route_global_detail
[05/03 10:55:12   1811s] 
[05/03 10:55:12   1811s] #set_db route_design_bottom_routing_layer 2
[05/03 10:55:12   1811s] #set_db route_design_top_routing_layer 7
[05/03 10:55:12   1811s] #set_db route_design_with_eco true
[05/03 10:55:12   1811s] #Start route_global_detail on Sun May  3 10:55:12 2020
[05/03 10:55:12   1811s] #
[05/03 10:55:12   1811s] Closing parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_mUoggC.rcdb.d/clb_tile.rcdb.d'. 22369 times net's RC data read were performed.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_clk of net cfg_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_en of net cfg_scan_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_lut_we of net cfg_lut_we because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_in of net cfg_scan_in because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_out of net cfg_scan_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:55:12   1811s] ### Net info: total nets: 9674
[05/03 10:55:12   1811s] ### Net info: dirty nets: 0
[05/03 10:55:12   1811s] ### Net info: marked as disconnected nets: 0
[05/03 10:55:12   1811s] ### Net info: fully routed nets: 5653
[05/03 10:55:12   1811s] ### Net info: trivial (single pin) nets: 0
[05/03 10:55:12   1811s] ### Net info: unrouted nets: 2903
[05/03 10:55:12   1811s] ### Net info: re-extraction nets: 1118
[05/03 10:55:12   1811s] ### Net info: ignored nets: 0
[05/03 10:55:12   1811s] ### Net info: skip routing nets: 0
[05/03 10:55:12   1811s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:55:12   1811s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/03 10:55:12   1811s] #RTESIG:78da95945d6f9b30148677bd5f71447b91490df131b681cbb4a5d2a4a48d927517bbb128
[05/03 10:55:12   1811s] #       38111a1f913153d35f3fba755ad39c8496cb978787e3631f9f9d7f4f96e061e4231b6f19
[05/03 10:55:12   1811s] #       e31ae1768911939c8f91c9708291ee5fdd5f7a9fcfceef16df388bc0d9cec0e8a169ca0b
[05/03 10:55:12   1811s] #       c877755a1519e4669d76a583d63857d49b2f2f3406c06054d4ce6c8c1da203851f708b50
[05/03 10:55:12   1811s] #       809776aef160e48cad53bbbb38824a2ef7c45d6bec1b448918900919c718e3ab8a093444
[05/03 10:55:12   1811s] #       04cf66ba6a7253fa0f45dd17d03adb0334ce15acd3b23df5f788f5ca89abb693a2ae9b5f
[05/03 10:55:12   1811s] #       5dab9da9b61aa32010dae4e918fd24b95af997c6fe34a5d9f9c9f5bdce5a8ce371963d69
[05/03 10:55:12   1811s] #       93deec7edc4eeab46e6cd339a37b939e1b7e37cf26be2baafe47da9a6d631df7f3d3d522
[05/03 10:55:12   1811s] #       8b10d0677f1e18adcb26753488520eae0bb908809f6e67cf84e055262fbaea556da7371f
[05/03 10:55:12   1811s] #       79c4c17bded3f77f12a0183a0518a8689889e34146f447d9bbf93a9b254b3d5d4d17a10e
[05/03 10:55:12   1811s] #       a5d34b38886687d18aca96d3f94bfab89584723f9d91e9ea48fcecbe4eaea68b47dc331f
[05/03 10:55:12   1811s] #       6633225b91e17f27279c9c7072cac969a7209c82700aca2968a7229c8a702acaa98ef493
[05/03 10:55:12   1811s] #       510d65544719d952f6c63b30bc42f1e199142afcc0358b92238403232c031c1c0929dec1
[05/03 10:55:12   1811s] #       840abc7f37d6ba28cddf2bb04fd6fee6e9e8e23ffd06ed631286
[05/03 10:55:12   1811s] #
[05/03 10:55:12   1811s] #Loading the last recorded routing design signature
[05/03 10:55:12   1811s] #Created 3750 NETS and 0 SPECIALNETS new signatures
[05/03 10:55:12   1811s] #Summary of the placement changes since last routing:
[05/03 10:55:12   1811s] #  Number of instances added (including moved) = 2566
[05/03 10:55:12   1811s] #  Number of instances deleted (including moved) = 1257
[05/03 10:55:12   1811s] #  Number of instances resized = 1793
[05/03 10:55:12   1811s] #  Number of instances with same cell size swap = 28
[05/03 10:55:12   1811s] #  Number of instances with different orientation = 9
[05/03 10:55:12   1811s] #  Total number of placement changes (moved instances are counted twice) = 5625
[05/03 10:55:12   1811s] #RTESIG:78da95945d6f9b30148677bd5f71447b91490df131b681cbb4a5d2a4a48d927517bbb128
[05/03 10:55:12   1811s] #       38111a1f913153d35f3fba755ad39c8496cb978787e3631f9f9d7f4f96e061e4231b6f19
[05/03 10:55:12   1811s] #       e31ae1768911939c8f91c9708291ee5fdd5f7a9fcfceef16df388bc0d9cec0e8a169ca0b
[05/03 10:55:12   1811s] #       c877755a1519e4669d76a583d63857d49b2f2f3406c06054d4ce6c8c1da203851f708b50
[05/03 10:55:12   1811s] #       809776aef160e48cad53bbbb38824a2ef7c45d6bec1b448918900919c718e3ab8a093444
[05/03 10:55:12   1811s] #       04cf66ba6a7253fa0f45dd17d03adb0334ce15acd3b23df5f788f5ca89abb693a2ae9b5f
[05/03 10:55:12   1811s] #       5dab9da9b61aa32010dae4e918fd24b95af997c6fe34a5d9f9c9f5bdce5a8ce371963d69
[05/03 10:55:12   1811s] #       93deec7edc4eeab46e6cd339a37b939e1b7e37cf26be2baafe47da9a6d631df7f3d3d522
[05/03 10:55:12   1811s] #       8b10d0677f1e18adcb26753488520eae0bb908809f6e67cf84e055262fbaea556da7371f
[05/03 10:55:12   1811s] #       79c4c17bded3f77f12a0183a0518a8689889e34146f447d9bbf93a9b254b3d5d4d17a10e
[05/03 10:55:12   1811s] #       a5d34b38886687d18aca96d3f94bfab89584723f9d91e9ea48fcecbe4eaea68b47dc331f
[05/03 10:55:12   1811s] #       6633225b91e17f27279c9c7072cac969a7209c82700aca2968a7229c8a702acaa98ef493
[05/03 10:55:12   1811s] #       510d65544719d952f6c63b30bc42f1e199142afcc0358b92238403232c031c1c0929dec1
[05/03 10:55:12   1811s] #       840abc7f37d6ba28cddf2bb04fd6fee6e9e8e23ffd06ed631286
[05/03 10:55:12   1811s] #
[05/03 10:55:12   1811s] #Using multithreading with 12 threads.
[05/03 10:55:12   1811s] #Start routing data preparation on Sun May  3 10:55:12 2020
[05/03 10:55:12   1811s] #
[05/03 10:55:12   1811s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:55:12   1811s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:55:12   1811s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:55:12   1811s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:55:12   1811s] #Voltage range [0.000 - 0.630] has 9496 nets.
[05/03 10:55:12   1811s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:55:12   1812s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:55:12   1812s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:55:12   1812s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:55:12   1812s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 10:55:12   1812s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[05/03 10:55:12   1812s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:55:12   1812s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:55:12   1812s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:55:12   1812s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:55:12   1812s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[05/03 10:55:12   1812s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[05/03 10:55:12   1812s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[05/03 10:55:12   1812s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:55:12   1813s] #Regenerating Ggrids automatically.
[05/03 10:55:12   1813s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:55:12   1813s] #Using automatically generated G-grids.
[05/03 10:55:12   1813s] #Done routing data preparation.
[05/03 10:55:12   1813s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1685.55 (MB), peak = 2088.76 (MB)
[05/03 10:55:12   1813s] #Merging special wires using 12 threads...
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 133.74800 0.54000 ) on M1 for NET fake_mem/n_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 96.04400 56.70000 ) on M1 for NET FE_PHN2103_n_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 137.78400 25.38000 ) on M1 for NET fake_mem/n_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 140.87600 0.54000 ) on M1 for NET fake_mem/n_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 108.14000 68.58000 ) on M1 for NET sram_input_cfg[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 93.35600 54.54000 ) on M1 for NET FE_PHN2104_n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 35.96400 55.54800 ) on M1 for NET cbinst_x0y0w__blkp_clb_x0y0_ia2[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 138.28400 25.38000 ) on M1 for NET fake_mem/FE_PHN1586_n_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 141.30800 67.50000 ) on M1 for NET FE_PHN1189_n_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 35.10000 55.62000 ) on M1 for NET cbinst_x0y0w__blkp_clb_x0y0_ia2[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 155.80400 119.34000 ) on M1 for NET blkinst/cluster6/n_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 92.67200 54.54000 ) on M1 for NET n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 100.48400 56.70000 ) on M1 for NET n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 125.10800 54.54000 ) on M1 for NET FE_PHN1194_sram_rd_data_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 105.36400 65.34000 ) on M1 for NET sram_input_cfg[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 164.31200 54.54000 ) on M1 for NET blkinst/cluster0/n_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 87.58800 56.70000 ) on M1 for NET FE_PHN2960_sram_rd_data_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 108.18000 55.62000 ) on M1 for NET FE_PHN2960_sram_rd_data_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 87.09200 48.06000 ) on M1 for NET FE_PHN2960_sram_rd_data_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 93.78800 64.26000 ) on M1 for NET FE_PHN1190_sram_rd_data_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/03 10:55:12   1813s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/03 10:55:12   1813s] #To increase the message display limit, refer to the product command reference manual.
[05/03 10:55:13   1813s] #
[05/03 10:55:13   1813s] #Connectivity extraction summary:
[05/03 10:55:13   1813s] #2000 routed nets are extracted.
[05/03 10:55:13   1813s] #    1118 (11.56%) extracted nets are partially routed.
[05/03 10:55:13   1813s] #4771 routed net(s) are imported.
[05/03 10:55:13   1813s] #2674 (27.64%) nets are without wires.
[05/03 10:55:13   1813s] #229 nets are fixed|skipped|trivial (not extracted).
[05/03 10:55:13   1813s] #Total number of nets = 9674.
[05/03 10:55:13   1813s] #
[05/03 10:55:13   1813s] #Start instance access analysis using 12 threads...
[05/03 10:55:13   1814s] #Instance access analysis statistics:
[05/03 10:55:13   1814s] #Cpu time = 00:00:01
[05/03 10:55:13   1814s] #Elapsed time = 00:00:00
[05/03 10:55:13   1814s] #Increased memory = 207.61 (MB)
[05/03 10:55:13   1814s] #Total memory = 1893.18 (MB)
[05/03 10:55:13   1814s] #Peak memory = 2088.76 (MB)
[05/03 10:55:13   1814s] #Found 0 nets for post-route si or timing fixing.
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Finished routing data preparation on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Cpu time = 00:00:02
[05/03 10:55:13   1814s] #Elapsed time = 00:00:01
[05/03 10:55:13   1814s] #Increased memory = 216.77 (MB)
[05/03 10:55:13   1814s] #Total memory = 1893.18 (MB)
[05/03 10:55:13   1814s] #Peak memory = 2088.76 (MB)
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Start global routing on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Number of eco nets is 1118
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Start global routing data preparation on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Start routing resource analysis on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Routing resource analysis is done on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #  Resource Analysis:
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/03 10:55:13   1814s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/03 10:55:13   1814s] #  --------------------------------------------------------------
[05/03 10:55:13   1814s] #  M1             V        1388           0        6417   100.00%
[05/03 10:55:13   1814s] #  M2             H         966           0        6417     0.00%
[05/03 10:55:13   1814s] #  M3             V        1318          70        6417     0.00%
[05/03 10:55:13   1814s] #  M4             H         726          38        6417     1.46%
[05/03 10:55:13   1814s] #  M5             V         873          52        6417     2.15%
[05/03 10:55:13   1814s] #  M6             H         310          37        6417     0.76%
[05/03 10:55:13   1814s] #  M7             V         429          34        6417     1.09%
[05/03 10:55:13   1814s] #  M8             H          11         379        6417    95.65%
[05/03 10:55:13   1814s] #  M9             V          14         541        6417    95.70%
[05/03 10:55:13   1814s] #  --------------------------------------------------------------
[05/03 10:55:13   1814s] #  Total                   6036      25.34%       57753    32.98%
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #  101 nets (1.04%) with 1 preferred extra spacing.
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #Global routing data preparation is done on Sun May  3 10:55:13 2020
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1691.78 (MB), peak = 2088.76 (MB)
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1691.78 (MB), peak = 2088.76 (MB)
[05/03 10:55:13   1814s] #
[05/03 10:55:13   1814s] #start global routing iteration 1...
[05/03 10:55:13   1815s] #Initial_route: 0.12590
[05/03 10:55:13   1815s] #Reroute: 0.00073
[05/03 10:55:13   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.13 (MB), peak = 2088.76 (MB)
[05/03 10:55:13   1815s] #
[05/03 10:55:13   1815s] #start global routing iteration 2...
[05/03 10:55:13   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.25 (MB), peak = 2088.76 (MB)
[05/03 10:55:13   1815s] #
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
[05/03 10:55:14   1815s] #Total number of routable nets = 9445.
[05/03 10:55:14   1815s] #Total number of nets in the design = 9674.
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #3792 routable nets have only global wires.
[05/03 10:55:14   1815s] #5653 routable nets have only detail routed wires.
[05/03 10:55:14   1815s] #9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 10:55:14   1815s] #125 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Routed nets constraints summary:
[05/03 10:55:14   1815s] #------------------------------------------------
[05/03 10:55:14   1815s] #        Rules   Pref Extra Space   Unconstrained  
[05/03 10:55:14   1815s] #------------------------------------------------
[05/03 10:55:14   1815s] #      Default                  9            3783  
[05/03 10:55:14   1815s] #------------------------------------------------
[05/03 10:55:14   1815s] #        Total                  9            3783  
[05/03 10:55:14   1815s] #------------------------------------------------
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Routing constraints summary of the whole design:
[05/03 10:55:14   1815s] #----------------------------------------------------------------------------
[05/03 10:55:14   1815s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/03 10:55:14   1815s] #----------------------------------------------------------------------------
[05/03 10:55:14   1815s] #      Default                101           31             13            9311  
[05/03 10:55:14   1815s] #----------------------------------------------------------------------------
[05/03 10:55:14   1815s] #        Total                101           31             13            9311  
[05/03 10:55:14   1815s] #----------------------------------------------------------------------------
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #                 OverCon          
[05/03 10:55:14   1815s] #                  #Gcell    %Gcell
[05/03 10:55:14   1815s] #     Layer           (1)   OverCon
[05/03 10:55:14   1815s] #  --------------------------------
[05/03 10:55:14   1815s] #  M2            1(0.02%)   (0.02%)
[05/03 10:55:14   1815s] #  M3            0(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #  M4            0(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #  M5            0(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #  M6            0(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #  M7            0(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #  --------------------------------
[05/03 10:55:14   1815s] #     Total      1(0.00%)   (0.00%)
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/03 10:55:14   1815s] #  Overflow after GR: 0.00% H + 0.00% V
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Complete Global Routing.
[05/03 10:55:14   1815s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:55:14   1815s] #Total wire length = 103209 um.
[05/03 10:55:14   1815s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M2 = 33751 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M3 = 40206 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M4 = 20395 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M5 = 6899 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:55:14   1815s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:55:14   1815s] #Total number of vias = 56372
[05/03 10:55:14   1815s] #Up-Via Summary (total 56372):
[05/03 10:55:14   1815s] #           
[05/03 10:55:14   1815s] #-----------------------
[05/03 10:55:14   1815s] # M1              25924
[05/03 10:55:14   1815s] # M2              26166
[05/03 10:55:14   1815s] # M3               3357
[05/03 10:55:14   1815s] # M4                719
[05/03 10:55:14   1815s] # M5                140
[05/03 10:55:14   1815s] # M6                 66
[05/03 10:55:14   1815s] #-----------------------
[05/03 10:55:14   1815s] #                 56372 
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Max overcon = 1 tracks.
[05/03 10:55:14   1815s] #Total overcon = 0.01%.
[05/03 10:55:14   1815s] #Worst layer Gcell overcon rate = 0.00%.
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Global routing statistics:
[05/03 10:55:14   1815s] #Cpu time = 00:00:01
[05/03 10:55:14   1815s] #Elapsed time = 00:00:01
[05/03 10:55:14   1815s] #Increased memory = -181.43 (MB)
[05/03 10:55:14   1815s] #Total memory = 1711.75 (MB)
[05/03 10:55:14   1815s] #Peak memory = 2088.76 (MB)
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #Finished global routing on Sun May  3 10:55:14 2020
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #
[05/03 10:55:14   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.56 (MB), peak = 2088.76 (MB)
[05/03 10:55:14   1815s] #Start Track Assignment.
[05/03 10:55:14   1816s] #Done with 3232 horizontal wires in 1 hboxes and 2639 vertical wires in 1 hboxes.
[05/03 10:55:15   1817s] #Done with 1018 horizontal wires in 1 hboxes and 318 vertical wires in 1 hboxes.
[05/03 10:55:15   1817s] #Complete Track Assignment.
[05/03 10:55:15   1817s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:55:15   1817s] #Total wire length = 105278 um.
[05/03 10:55:15   1817s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M2 = 35494 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M3 = 40447 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M4 = 20473 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M5 = 6905 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M6 = 1236 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M7 = 722 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:55:15   1817s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:55:15   1817s] #Total number of vias = 56372
[05/03 10:55:15   1817s] #Up-Via Summary (total 56372):
[05/03 10:55:15   1817s] #           
[05/03 10:55:15   1817s] #-----------------------
[05/03 10:55:15   1817s] # M1              25924
[05/03 10:55:15   1817s] # M2              26166
[05/03 10:55:15   1817s] # M3               3357
[05/03 10:55:15   1817s] # M4                719
[05/03 10:55:15   1817s] # M5                140
[05/03 10:55:15   1817s] # M6                 66
[05/03 10:55:15   1817s] #-----------------------
[05/03 10:55:15   1817s] #                 56372 
[05/03 10:55:15   1817s] #
[05/03 10:55:15   1817s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1730.41 (MB), peak = 2088.76 (MB)
[05/03 10:55:15   1817s] #
[05/03 10:55:15   1817s] #number of short segments in preferred routing layers
[05/03 10:55:15   1817s] #	
[05/03 10:55:15   1817s] #	
[05/03 10:55:15   1817s] #
[05/03 10:55:15   1817s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/03 10:55:15   1817s] #Cpu time = 00:00:05
[05/03 10:55:15   1817s] #Elapsed time = 00:00:03
[05/03 10:55:15   1817s] #Increased memory = 54.21 (MB)
[05/03 10:55:15   1817s] #Total memory = 1730.63 (MB)
[05/03 10:55:15   1817s] #Peak memory = 2088.76 (MB)
[05/03 10:55:15   1817s] #Using multithreading with 12 threads.
[05/03 10:55:15   1817s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:55:15   1817s] #
[05/03 10:55:15   1817s] #Start Detail Routing..
[05/03 10:55:15   1817s] #start initial detail routing ...
[05/03 10:55:15   1817s] ### For initial detail routing, marked 3875 dont-route nets (design has 0 dirty nets, 8547 dirty-areas, pro-iter=0,is-in-pro:0)
[05/03 10:55:57   1859s] # ECO: 4.2% of the total area was rechecked for DRC, and 82.4% required routing.
[05/03 10:55:57   1859s] #   number of violations = 113
[05/03 10:55:57   1859s] #
[05/03 10:55:57   1859s] #    By Layer and Type :
[05/03 10:55:57   1859s] #	         MetSpc   EOLSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:55:57   1859s] #	M1            6        0        0        3        0        0        0        9
[05/03 10:55:57   1859s] #	M2            3       21        3        1        3        2       67      100
[05/03 10:55:57   1859s] #	M3            0        0        0        0        0        0        0        0
[05/03 10:55:57   1859s] #	M4            0        0        0        4        0        0        0        4
[05/03 10:55:57   1859s] #	Totals        9       21        3        8        3        2       67      113
[05/03 10:55:57   1859s] #4368 out of 19529 instances (22.4%) need to be verified(marked ipoed), dirty area = 18.4%.
[05/03 10:55:57   1859s] #0.0% of the total area is being checked for drcs
[05/03 10:55:57   1859s] #0.0% of the total area was checked
[05/03 10:55:57   1859s] #   number of violations = 122
[05/03 10:55:57   1859s] #
[05/03 10:55:57   1859s] #    By Layer and Type :
[05/03 10:55:57   1859s] #	         MetSpc   EOLSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:55:57   1859s] #	M1            6        0        0        3        0        0        0        9
[05/03 10:55:57   1859s] #	M2            3       21        3        1        3        2       76      109
[05/03 10:55:57   1859s] #	M3            0        0        0        0        0        0        0        0
[05/03 10:55:57   1859s] #	M4            0        0        0        4        0        0        0        4
[05/03 10:55:57   1859s] #	Totals        9       21        3        8        3        2       76      122
[05/03 10:55:57   1859s] #cpu time = 00:00:43, elapsed time = 00:00:42, memory = 1849.68 (MB), peak = 2088.76 (MB)
[05/03 10:55:58   1859s] #start 1st optimization iteration ...
[05/03 10:56:04   1866s] #   number of violations = 126
[05/03 10:56:04   1866s] #
[05/03 10:56:04   1866s] #    By Layer and Type :
[05/03 10:56:04   1866s] #	         MetSpc   EOLSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:04   1866s] #	M1           19        0        0       14        0        0        0       33
[05/03 10:56:04   1866s] #	M2            1        2        3        0       14        5       68       93
[05/03 10:56:04   1866s] #	Totals       20        2        3       14       14        5       68      126
[05/03 10:56:04   1866s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1852.03 (MB), peak = 2088.76 (MB)
[05/03 10:56:04   1866s] #start 2nd optimization iteration ...
[05/03 10:56:07   1869s] #   number of violations = 82
[05/03 10:56:07   1869s] #
[05/03 10:56:07   1869s] #    By Layer and Type :
[05/03 10:56:07   1869s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:07   1869s] #	M1            7        0        4        0        0        0       11
[05/03 10:56:07   1869s] #	M2            0        1        0        4        1       65       71
[05/03 10:56:07   1869s] #	Totals        7        1        4        4        1       65       82
[05/03 10:56:07   1869s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1852.16 (MB), peak = 2088.76 (MB)
[05/03 10:56:07   1869s] #start 3rd optimization iteration ...
[05/03 10:56:11   1873s] #   number of violations = 87
[05/03 10:56:11   1873s] #
[05/03 10:56:11   1873s] #    By Layer and Type :
[05/03 10:56:11   1873s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:11   1873s] #	M1            9        6        0        0        0       15
[05/03 10:56:11   1873s] #	M2            0        0        6        1       65       72
[05/03 10:56:11   1873s] #	Totals        9        6        6        1       65       87
[05/03 10:56:11   1873s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1850.63 (MB), peak = 2088.76 (MB)
[05/03 10:56:11   1873s] #start 4th optimization iteration ...
[05/03 10:56:13   1876s] #   number of violations = 94
[05/03 10:56:13   1876s] #
[05/03 10:56:13   1876s] #    By Layer and Type :
[05/03 10:56:13   1876s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:13   1876s] #	M1           11        0        7        0        0        0       18
[05/03 10:56:13   1876s] #	M2            0        1        0        7        5       63       76
[05/03 10:56:13   1876s] #	Totals       11        1        7        7        5       63       94
[05/03 10:56:13   1876s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1853.17 (MB), peak = 2088.76 (MB)
[05/03 10:56:13   1876s] #start 5th optimization iteration ...
[05/03 10:56:17   1879s] #   number of violations = 84
[05/03 10:56:17   1879s] #
[05/03 10:56:17   1879s] #    By Layer and Type :
[05/03 10:56:17   1879s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:17   1879s] #	M1            7        5        0        0        0       12
[05/03 10:56:17   1879s] #	M2            0        0        5        4       63       72
[05/03 10:56:17   1879s] #	Totals        7        5        5        4       63       84
[05/03 10:56:17   1879s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1858.36 (MB), peak = 2088.76 (MB)
[05/03 10:56:17   1879s] #start 6th optimization iteration ...
[05/03 10:56:22   1884s] #   number of violations = 105
[05/03 10:56:22   1884s] #
[05/03 10:56:22   1884s] #    By Layer and Type :
[05/03 10:56:22   1884s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:22   1884s] #	M1           15        0       10        0        0        0       25
[05/03 10:56:22   1884s] #	M2            1        1        0       10        4       64       80
[05/03 10:56:22   1884s] #	Totals       16        1       10       10        4       64      105
[05/03 10:56:22   1884s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1898.80 (MB), peak = 2088.76 (MB)
[05/03 10:56:22   1884s] #start 7th optimization iteration ...
[05/03 10:56:24   1887s] #   number of violations = 82
[05/03 10:56:24   1887s] #
[05/03 10:56:24   1887s] #    By Layer and Type :
[05/03 10:56:24   1887s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:24   1887s] #	M1            7        0        4        0        0        0       11
[05/03 10:56:24   1887s] #	M2            0        1        0        4        3       63       71
[05/03 10:56:24   1887s] #	Totals        7        1        4        4        3       63       82
[05/03 10:56:24   1887s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1902.31 (MB), peak = 2088.76 (MB)
[05/03 10:56:24   1887s] #start 8th optimization iteration ...
[05/03 10:56:27   1889s] #   number of violations = 108
[05/03 10:56:27   1889s] #
[05/03 10:56:27   1889s] #    By Layer and Type :
[05/03 10:56:27   1889s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:27   1889s] #	M1           14        0       10        0        0        0       24
[05/03 10:56:27   1889s] #	M2            1        1        0       10        5       67       84
[05/03 10:56:27   1889s] #	Totals       15        1       10       10        5       67      108
[05/03 10:56:27   1889s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1902.00 (MB), peak = 2088.76 (MB)
[05/03 10:56:27   1889s] #start 9th optimization iteration ...
[05/03 10:56:29   1892s] #   number of violations = 123
[05/03 10:56:29   1892s] #
[05/03 10:56:29   1892s] #    By Layer and Type :
[05/03 10:56:29   1892s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:29   1892s] #	M1           20        0       13        0        0        0       33
[05/03 10:56:29   1892s] #	M2            1        2        0       13        9       65       90
[05/03 10:56:29   1892s] #	Totals       21        2       13       13        9       65      123
[05/03 10:56:29   1892s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1901.87 (MB), peak = 2088.76 (MB)
[05/03 10:56:29   1892s] #start 10th optimization iteration ...
[05/03 10:56:32   1895s] #   number of violations = 94
[05/03 10:56:32   1895s] #
[05/03 10:56:32   1895s] #    By Layer and Type :
[05/03 10:56:32   1895s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:32   1895s] #	M1           10        0        7        0        0        0       17
[05/03 10:56:32   1895s] #	M2            1        1        0        7        4       64       77
[05/03 10:56:32   1895s] #	Totals       11        1        7        7        4       64       94
[05/03 10:56:32   1895s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1901.02 (MB), peak = 2088.76 (MB)
[05/03 10:56:32   1895s] #start 11th optimization iteration ...
[05/03 10:56:36   1899s] #   number of violations = 110
[05/03 10:56:36   1899s] #
[05/03 10:56:36   1899s] #    By Layer and Type :
[05/03 10:56:36   1899s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:36   1899s] #	M1           17        0       10        0        0        0       27
[05/03 10:56:36   1899s] #	M2            1        3        0       10        6       63       83
[05/03 10:56:36   1899s] #	Totals       18        3       10       10        6       63      110
[05/03 10:56:36   1899s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1901.73 (MB), peak = 2088.76 (MB)
[05/03 10:56:36   1899s] #start 12th optimization iteration ...
[05/03 10:56:41   1903s] #   number of violations = 108
[05/03 10:56:41   1903s] #
[05/03 10:56:41   1903s] #    By Layer and Type :
[05/03 10:56:41   1903s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:41   1903s] #	M1           15        0       10        0        0        0       25
[05/03 10:56:41   1903s] #	M2            0        3        0       10        6       64       83
[05/03 10:56:41   1903s] #	Totals       15        3       10       10        6       64      108
[05/03 10:56:41   1903s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.96 (MB), peak = 2088.76 (MB)
[05/03 10:56:41   1904s] #start 13th optimization iteration ...
[05/03 10:56:44   1907s] #   number of violations = 130
[05/03 10:56:44   1907s] #
[05/03 10:56:44   1907s] #    By Layer and Type :
[05/03 10:56:44   1907s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:44   1907s] #	M1           19        0       12        0        0        0       31
[05/03 10:56:44   1907s] #	M2            1        5        1        9       17       66       99
[05/03 10:56:44   1907s] #	Totals       20        5       13        9       17       66      130
[05/03 10:56:44   1907s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1904.11 (MB), peak = 2088.76 (MB)
[05/03 10:56:44   1907s] #start 14th optimization iteration ...
[05/03 10:56:48   1911s] #   number of violations = 82
[05/03 10:56:48   1911s] #
[05/03 10:56:48   1911s] #    By Layer and Type :
[05/03 10:56:48   1911s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:48   1911s] #	M1            7        4        0        0        0       11
[05/03 10:56:48   1911s] #	M2            1        0        4        1       65       71
[05/03 10:56:48   1911s] #	Totals        8        4        4        1       65       82
[05/03 10:56:48   1911s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1903.54 (MB), peak = 2088.76 (MB)
[05/03 10:56:48   1911s] #start 15th optimization iteration ...
[05/03 10:56:52   1915s] #   number of violations = 121
[05/03 10:56:52   1915s] #
[05/03 10:56:52   1915s] #    By Layer and Type :
[05/03 10:56:52   1915s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:52   1915s] #	M1           20        0       12        0        0        0       32
[05/03 10:56:52   1915s] #	M2            1        1        0       11       10       66       89
[05/03 10:56:52   1915s] #	Totals       21        1       12       11       10       66      121
[05/03 10:56:52   1915s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1901.86 (MB), peak = 2088.76 (MB)
[05/03 10:56:52   1915s] #start 16th optimization iteration ...
[05/03 10:56:56   1919s] #   number of violations = 93
[05/03 10:56:56   1919s] #
[05/03 10:56:56   1919s] #    By Layer and Type :
[05/03 10:56:56   1919s] #	         MetSpc    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:56:56   1919s] #	M1            8        6        0        0        0       14
[05/03 10:56:56   1919s] #	M2            1        0        5        4       69       79
[05/03 10:56:56   1919s] #	Totals        9        6        5        4       69       93
[05/03 10:56:56   1919s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1901.00 (MB), peak = 2088.76 (MB)
[05/03 10:56:56   1919s] #start 17th optimization iteration ...
[05/03 10:57:01   1924s] #   number of violations = 120
[05/03 10:57:01   1924s] #
[05/03 10:57:01   1924s] #    By Layer and Type :
[05/03 10:57:01   1924s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:57:01   1924s] #	M1           21        0       13        0        0        0       34
[05/03 10:57:01   1924s] #	M2            1        1        0       13        7       64       86
[05/03 10:57:01   1924s] #	Totals       22        1       13       13        7       64      120
[05/03 10:57:01   1924s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1900.82 (MB), peak = 2088.76 (MB)
[05/03 10:57:01   1924s] #start 18th optimization iteration ...
[05/03 10:57:06   1929s] #   number of violations = 117
[05/03 10:57:06   1929s] #
[05/03 10:57:06   1929s] #    By Layer and Type :
[05/03 10:57:06   1929s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:57:06   1929s] #	M1           15        0       10        0        0        0       25
[05/03 10:57:06   1929s] #	M2            0        3        0        7       15       67       92
[05/03 10:57:06   1929s] #	Totals       15        3       10        7       15       67      117
[05/03 10:57:06   1929s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1907.22 (MB), peak = 2088.76 (MB)
[05/03 10:57:06   1929s] #start 19th optimization iteration ...
[05/03 10:57:12   1935s] #   number of violations = 119
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #    By Layer and Type :
[05/03 10:57:12   1935s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:57:12   1935s] #	M1           17        0       11        0        0        0       28
[05/03 10:57:12   1935s] #	M2            0        4        0        9       13       65       91
[05/03 10:57:12   1935s] #	Totals       17        4       11        9       13       65      119
[05/03 10:57:12   1935s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1907.79 (MB), peak = 2088.76 (MB)
[05/03 10:57:12   1935s] #Complete Detail Routing.
[05/03 10:57:12   1935s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:57:12   1935s] #Total wire length = 103311 um.
[05/03 10:57:12   1935s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M2 = 31711 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M3 = 40140 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M4 = 22536 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M5 = 6955 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M6 = 1240 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M7 = 727 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:57:12   1935s] #Total number of vias = 61705
[05/03 10:57:12   1935s] #Up-Via Summary (total 61705):
[05/03 10:57:12   1935s] #           
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] # M1              26229
[05/03 10:57:12   1935s] # M2              29685
[05/03 10:57:12   1935s] # M3               4806
[05/03 10:57:12   1935s] # M4                772
[05/03 10:57:12   1935s] # M5                145
[05/03 10:57:12   1935s] # M6                 68
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] #                 61705 
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Total number of DRC violations = 119
[05/03 10:57:12   1935s] #Total number of violations on LAYER M1 = 28
[05/03 10:57:12   1935s] #Total number of violations on LAYER M2 = 91
[05/03 10:57:12   1935s] #Total number of violations on LAYER M3 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M4 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M5 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M6 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M7 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M8 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M9 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER Pad = 0
[05/03 10:57:12   1935s] #Cpu time = 00:01:58
[05/03 10:57:12   1935s] #Elapsed time = 00:01:56
[05/03 10:57:12   1935s] #Increased memory = 7.19 (MB)
[05/03 10:57:12   1935s] #Total memory = 1737.82 (MB)
[05/03 10:57:12   1935s] #Peak memory = 2088.76 (MB)
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Start Post Routing Optimization.
[05/03 10:57:12   1935s] #Complete Post Routing Optimization.
[05/03 10:57:12   1935s] #Cpu time = 00:00:00
[05/03 10:57:12   1935s] #Elapsed time = 00:00:00
[05/03 10:57:12   1935s] #Increased memory = 0.00 (MB)
[05/03 10:57:12   1935s] #Total memory = 1737.82 (MB)
[05/03 10:57:12   1935s] #Peak memory = 2088.76 (MB)
[05/03 10:57:12   1935s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:57:12   1935s] #Total wire length = 103311 um.
[05/03 10:57:12   1935s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M2 = 31711 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M3 = 40140 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M4 = 22536 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M5 = 6955 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M6 = 1240 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M7 = 727 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:57:12   1935s] #Total number of vias = 61705
[05/03 10:57:12   1935s] #Up-Via Summary (total 61705):
[05/03 10:57:12   1935s] #           
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] # M1              26229
[05/03 10:57:12   1935s] # M2              29685
[05/03 10:57:12   1935s] # M3               4806
[05/03 10:57:12   1935s] # M4                772
[05/03 10:57:12   1935s] # M5                145
[05/03 10:57:12   1935s] # M6                 68
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] #                 61705 
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Total number of DRC violations = 119
[05/03 10:57:12   1935s] #Total number of violations on LAYER M1 = 28
[05/03 10:57:12   1935s] #Total number of violations on LAYER M2 = 91
[05/03 10:57:12   1935s] #Total number of violations on LAYER M3 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M4 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M5 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M6 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M7 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M8 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M9 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER Pad = 0
[05/03 10:57:12   1935s] ### max drc and si pitch = 17600 ( 4.40000 um) MT-safe pitch = 1504000 (376.00000 um) patch pitch = 1504640 (376.16000 um)
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Start Post Route wire spreading..
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Start data preparation for wire spreading...
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Data preparation is done on Sun May  3 10:57:12 2020
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Start Post Route Wire Spread.
[05/03 10:57:12   1935s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[05/03 10:57:12   1935s] #Complete Post Route Wire Spread.
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:57:12   1935s] #Total wire length = 103311 um.
[05/03 10:57:12   1935s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M2 = 31711 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M3 = 40140 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M4 = 22536 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M5 = 6955 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M6 = 1240 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M7 = 727 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:57:12   1935s] #Total number of vias = 61705
[05/03 10:57:12   1935s] #Up-Via Summary (total 61705):
[05/03 10:57:12   1935s] #           
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] # M1              26229
[05/03 10:57:12   1935s] # M2              29685
[05/03 10:57:12   1935s] # M3               4806
[05/03 10:57:12   1935s] # M4                772
[05/03 10:57:12   1935s] # M5                145
[05/03 10:57:12   1935s] # M6                 68
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] #                 61705 
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #   number of violations = 132
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1935s] #    By Layer and Type :
[05/03 10:57:12   1935s] #	         MetSpc    Short    EolKO   WidTbl     Rect   OffGrd   Totals
[05/03 10:57:12   1935s] #	M1           17        0       11        0        0        0       28
[05/03 10:57:12   1935s] #	M2            0        4        0        9       13       78      104
[05/03 10:57:12   1935s] #	Totals       17        4       11        9       13       78      132
[05/03 10:57:12   1935s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1747.82 (MB), peak = 2088.76 (MB)
[05/03 10:57:12   1935s] #CELL_VIEW clb_tile,init has 132 DRC violations
[05/03 10:57:12   1935s] #Total number of DRC violations = 132
[05/03 10:57:12   1935s] #Total number of violations on LAYER M1 = 28
[05/03 10:57:12   1935s] #Total number of violations on LAYER M2 = 104
[05/03 10:57:12   1935s] #Total number of violations on LAYER M3 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M4 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M5 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M6 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M7 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M8 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER M9 = 0
[05/03 10:57:12   1935s] #Total number of violations on LAYER Pad = 0
[05/03 10:57:12   1935s] #Post Route wire spread is done.
[05/03 10:57:12   1935s] #Total number of nets with non-default rule or having extra spacing = 101
[05/03 10:57:12   1935s] #Total wire length = 103311 um.
[05/03 10:57:12   1935s] #Total half perimeter of net bounding box = 97222 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M1 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M2 = 31711 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M3 = 40140 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M4 = 22536 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M5 = 6955 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M6 = 1240 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M7 = 727 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M8 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER M9 = 0 um.
[05/03 10:57:12   1935s] #Total wire length on LAYER Pad = 0 um.
[05/03 10:57:12   1935s] #Total number of vias = 61705
[05/03 10:57:12   1935s] #Up-Via Summary (total 61705):
[05/03 10:57:12   1935s] #           
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] # M1              26229
[05/03 10:57:12   1935s] # M2              29685
[05/03 10:57:12   1935s] # M3               4806
[05/03 10:57:12   1935s] # M4                772
[05/03 10:57:12   1935s] # M5                145
[05/03 10:57:12   1935s] # M6                 68
[05/03 10:57:12   1935s] #-----------------------
[05/03 10:57:12   1935s] #                 61705 
[05/03 10:57:12   1935s] #
[05/03 10:57:12   1936s] #route_detail Statistics:
[05/03 10:57:12   1936s] #Cpu time = 00:01:59
[05/03 10:57:12   1936s] #Elapsed time = 00:01:57
[05/03 10:57:12   1936s] #Increased memory = -5.61 (MB)
[05/03 10:57:12   1936s] #Total memory = 1725.02 (MB)
[05/03 10:57:12   1936s] #Peak memory = 2088.76 (MB)
[05/03 10:57:12   1936s] #Updating routing design signature
[05/03 10:57:12   1936s] #Created 785 library cell signatures
[05/03 10:57:12   1936s] #Created 9674 NETS and 0 SPECIALNETS signatures
[05/03 10:57:12   1936s] #Created 19529 instance signatures
[05/03 10:57:12   1936s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.45 (MB), peak = 2088.76 (MB)
[05/03 10:57:12   1936s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.45 (MB), peak = 2088.76 (MB)
[05/03 10:57:13   1936s] #
[05/03 10:57:13   1936s] #route_global_detail statistics:
[05/03 10:57:13   1936s] #Cpu time = 00:02:06
[05/03 10:57:13   1936s] #Elapsed time = 00:02:01
[05/03 10:57:13   1936s] #Increased memory = -8.50 (MB)
[05/03 10:57:13   1936s] #Total memory = 1684.56 (MB)
[05/03 10:57:13   1936s] #Peak memory = 2088.76 (MB)
[05/03 10:57:13   1936s] #Number of warnings = 31
[05/03 10:57:13   1936s] #Total number of warnings = 141
[05/03 10:57:13   1936s] #Number of fails = 0
[05/03 10:57:13   1936s] #Total number of fails = 0
[05/03 10:57:13   1936s] #Complete route_global_detail on Sun May  3 10:57:13 2020
[05/03 10:57:13   1936s] #
[05/03 10:57:13   1936s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:57:13   1936s] ### 
[05/03 10:57:13   1936s] ###   Scalability Statistics
[05/03 10:57:13   1936s] ### 
[05/03 10:57:13   1936s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:57:13   1936s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/03 10:57:13   1936s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:57:13   1936s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Instance Pin Access           |        00:00:01|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[05/03 10:57:13   1936s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/03 10:57:13   1936s] ###   Track Assignment              |        00:00:02|        00:00:01|             1.1|
[05/03 10:57:13   1936s] ###   Detail Routing                |        00:01:58|        00:01:56|             1.0|
[05/03 10:57:13   1936s] ###   Entire Command                |        00:02:06|        00:02:01|             1.0|
[05/03 10:57:13   1936s] ### --------------------------------+----------------+----------------+----------------+
[05/03 10:57:13   1936s] ### 
[05/03 10:57:13   1936s] **opt_design ... cpu = 0:22:26, real = 0:04:50, mem = 1455.2M, totSessionCpu=0:32:17 **
[05/03 10:57:13   1936s] -routeWithEco false                       # bool, default=false
[05/03 10:57:13   1936s] -routeSelectedNetOnly false               # bool, default=false
[05/03 10:57:13   1936s] -routeWithTimingDriven false              # bool, default=false
[05/03 10:57:13   1936s] -routeWithSiDriven false                  # bool, default=false
[05/03 10:57:13   1936s] New Signature Flow (restoreNanoRouteOptions) ....
[05/03 10:57:13   1936s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_clk of net cfg_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_en of net cfg_scan_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_lut_we of net cfg_lut_we because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_in of net cfg_scan_in because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cfg_scan_out of net cfg_scan_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/03 10:57:13   1937s] ### Net info: total nets: 9674
[05/03 10:57:13   1937s] ### Net info: dirty nets: 0
[05/03 10:57:13   1937s] ### Net info: marked as disconnected nets: 0
[05/03 10:57:13   1937s] ### Net info: fully routed nets: 9445
[05/03 10:57:13   1937s] ### Net info: trivial (single pin) nets: 0
[05/03 10:57:13   1937s] ### Net info: unrouted nets: 229
[05/03 10:57:13   1937s] ### Net info: re-extraction nets: 0
[05/03 10:57:13   1937s] ### Net info: ignored nets: 0
[05/03 10:57:13   1937s] ### Net info: skip routing nets: 0
[05/03 10:57:13   1937s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:57:13   1937s] #Start routing data preparation on Sun May  3 10:57:13 2020
[05/03 10:57:13   1937s] #
[05/03 10:57:13   1937s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:57:13   1937s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:57:13   1937s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:57:13   1937s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:57:13   1937s] #Voltage range [0.000 - 0.630] has 9496 nets.
[05/03 10:57:13   1937s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:57:13   1937s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:57:13   1937s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:57:13   1937s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[05/03 10:57:13   1937s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[05/03 10:57:13   1937s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[05/03 10:57:13   1937s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:57:13   1937s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:57:13   1937s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[05/03 10:57:13   1937s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:57:13   1937s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[05/03 10:57:13   1937s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[05/03 10:57:13   1937s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[05/03 10:57:13   1937s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/03 10:57:13   1937s] #Regenerating Ggrids automatically.
[05/03 10:57:13   1937s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:57:13   1937s] #Using automatically generated G-grids.
[05/03 10:57:13   1937s] #Done routing data preparation.
[05/03 10:57:13   1937s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.71 (MB), peak = 2088.76 (MB)
[05/03 10:57:13   1937s] #Extract in post route mode
[05/03 10:57:13   1937s] #
[05/03 10:57:13   1937s] #Start tQuantus RC extraction...
[05/03 10:57:13   1937s] #Start building rc corner(s)...
[05/03 10:57:13   1937s] #Number of RC Corner = 2
[05/03 10:57:13   1937s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:57:13   1937s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:57:13   1937s] #LISD -> M1 (1)
[05/03 10:57:13   1937s] #M1 -> M2 (2)
[05/03 10:57:13   1937s] #M2 -> M3 (3)
[05/03 10:57:13   1937s] #M3 -> M4 (4)
[05/03 10:57:13   1937s] #M4 -> M5 (5)
[05/03 10:57:13   1937s] #M5 -> M6 (6)
[05/03 10:57:13   1937s] #M6 -> M7 (7)
[05/03 10:57:13   1937s] #M7 -> M8 (8)
[05/03 10:57:13   1937s] #M8 -> M9 (9)
[05/03 10:57:13   1937s] #M9 -> Pad (10)
[05/03 10:57:13   1938s] #SADV_On
[05/03 10:57:13   1938s] # Corner(s) : 
[05/03 10:57:13   1938s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:57:13   1938s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:57:15   1939s] # Corner id: 0
[05/03 10:57:15   1939s] # Layout Scale: 1.000000
[05/03 10:57:15   1939s] # Has Metal Fill model: yes
[05/03 10:57:15   1939s] # Temperature was set
[05/03 10:57:15   1939s] # Temperature : 0.000000
[05/03 10:57:15   1939s] # Ref. Temp   : 25.000000
[05/03 10:57:15   1939s] # Corner id: 1
[05/03 10:57:15   1939s] # Layout Scale: 1.000000
[05/03 10:57:15   1939s] # Has Metal Fill model: yes
[05/03 10:57:15   1939s] # Temperature was set
[05/03 10:57:15   1939s] # Temperature : 100.000000
[05/03 10:57:15   1939s] # Ref. Temp   : 25.000000
[05/03 10:57:15   1939s] #SADV_Off
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:57:15   1939s] #
[05/03 10:57:15   1939s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:57:15   1939s] #total pattern=220 [20, 605]
[05/03 10:57:15   1939s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 10:57:15   1939s] #found CAPMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:57:15   1939s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 10:57:15   1939s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 10:57:15   1939s] #number model r/c [2,1] [20,605] read
[05/03 10:57:15   1939s] #0 rcmodel(s) requires rebuild
[05/03 10:57:15   1939s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1497.19 (MB), peak = 2088.76 (MB)
[05/03 10:57:18   1942s] #Start building rc corner(s)...
[05/03 10:57:18   1942s] #Number of RC Corner = 2
[05/03 10:57:18   1942s] #Corner PVT_0P77V_0C.hold_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/03 10:57:18   1942s] #Corner PVT_0P63V_100C.setup_rc /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/03 10:57:18   1942s] #LISD -> M1 (1)
[05/03 10:57:18   1942s] #M1 -> M2 (2)
[05/03 10:57:18   1942s] #M2 -> M3 (3)
[05/03 10:57:18   1942s] #M3 -> M4 (4)
[05/03 10:57:18   1942s] #M4 -> M5 (5)
[05/03 10:57:18   1942s] #M5 -> M6 (6)
[05/03 10:57:18   1942s] #M6 -> M7 (7)
[05/03 10:57:18   1942s] #M7 -> M8 (8)
[05/03 10:57:18   1942s] #M8 -> M9 (9)
[05/03 10:57:18   1942s] #M9 -> Pad (10)
[05/03 10:57:18   1942s] #SADV_On
[05/03 10:57:18   1942s] # Corner(s) : 
[05/03 10:57:18   1942s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/03 10:57:18   1942s] #PVT_0P63V_100C.setup_rc [100.00]
[05/03 10:57:20   1944s] # Corner id: 0
[05/03 10:57:20   1944s] # Layout Scale: 1.000000
[05/03 10:57:20   1944s] # Has Metal Fill model: yes
[05/03 10:57:20   1944s] # Temperature was set
[05/03 10:57:20   1944s] # Temperature : 0.000000
[05/03 10:57:20   1944s] # Ref. Temp   : 25.000000
[05/03 10:57:20   1944s] # Corner id: 1
[05/03 10:57:20   1944s] # Layout Scale: 1.000000
[05/03 10:57:20   1944s] # Has Metal Fill model: yes
[05/03 10:57:20   1944s] # Temperature was set
[05/03 10:57:20   1944s] # Temperature : 100.000000
[05/03 10:57:20   1944s] # Ref. Temp   : 25.000000
[05/03 10:57:20   1944s] #SADV_Off
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[1] tech width 288 != ict width 400.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[1] tech spc 288 != ict spc 464.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[4] tech width 384 != ict width 288.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[4] tech spc 384 != ict spc 288.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[6] tech width 512 != ict width 384.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[6] tech spc 512 != ict spc 384.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[8] tech width 640 != ict width 512.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[8] tech spc 640 != ict spc 512.0
[05/03 10:57:20   1944s] #
[05/03 10:57:20   1944s] #layer[10] tech spc 32000 != ict spc 640.0
[05/03 10:57:20   1944s] #total pattern=220 [20, 605]
[05/03 10:57:20   1944s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/03 10:57:20   1944s] #found CAPMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 10:57:20   1944s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/03 10:57:20   1944s] #found RESMODEL /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/03 10:57:20   1944s] #number model r/c [2,1] [20,605] read
[05/03 10:57:20   1944s] #0 rcmodel(s) requires rebuild
[05/03 10:57:20   1944s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1507.60 (MB), peak = 2088.76 (MB)
[05/03 10:57:23   1947s] #Using multithreading with 12 threads.
[05/03 10:57:23   1947s] #Length limit = 200 pitches
[05/03 10:57:23   1947s] #opt mode = 2
[05/03 10:57:23   1947s] #Start routing data preparation on Sun May  3 10:57:23 2020
[05/03 10:57:23   1947s] #
[05/03 10:57:23   1947s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:57:23   1947s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.630] has 9496 nets.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:57:23   1947s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:57:23   1947s] #Regenerating Ggrids automatically.
[05/03 10:57:23   1947s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:57:23   1947s] #Using automatically generated G-grids.
[05/03 10:57:23   1947s] #Done routing data preparation.
[05/03 10:57:23   1947s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.73 (MB), peak = 2088.76 (MB)
[05/03 10:57:23   1947s] #Start routing data preparation on Sun May  3 10:57:23 2020
[05/03 10:57:23   1947s] #
[05/03 10:57:23   1947s] #Minimum voltage of a net in the design = 0.000.
[05/03 10:57:23   1947s] #Maximum voltage of a net in the design = 0.770.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.630] has 9496 nets.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.770] has 176 nets.
[05/03 10:57:23   1947s] #Voltage range [0.630 - 0.630] has 1 net.
[05/03 10:57:23   1947s] #Voltage range [0.000 - 0.000] has 1 net.
[05/03 10:57:23   1947s] #Regenerating Ggrids automatically.
[05/03 10:57:23   1947s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[05/03 10:57:23   1947s] #Using automatically generated G-grids.
[05/03 10:57:23   1947s] #Done routing data preparation.
[05/03 10:57:23   1947s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.73 (MB), peak = 2088.76 (MB)
[05/03 10:57:24   1947s] #Start generate extraction boxes.
[05/03 10:57:24   1947s] #
[05/03 10:57:24   1947s] #Extract using 30 x 30 Hboxes
[05/03 10:57:24   1947s] #5x4 initial hboxes
[05/03 10:57:24   1947s] #Use area based hbox pruning.
[05/03 10:57:24   1947s] #0/0 hboxes pruned.
[05/03 10:57:24   1947s] #Complete generating extraction boxes.
[05/03 10:57:24   1947s] #Extract 12 hboxes with 12 threads on machine with  Xeon 2.67GHz 8192KB Cache 16CPU...
[05/03 10:57:24   1947s] #Process 0 special clock nets for rc extraction
[05/03 10:57:24   1947s] #0 temporary NDR added
[05/03 10:57:24   1947s] #WARNING (NREX-80) Net cfg_clk does not have a driver pin. It may have incomplete route.
[05/03 10:57:24   1947s] #Need to add unplaced ipin PIN:cfg_clk of net 10(cfg_clk) into rc tree
[05/03 10:57:24   1947s] #WARNING (NREX-80) Net cfg_scan_en does not have a driver pin. It may have incomplete route.
[05/03 10:57:24   1947s] #Need to add unplaced ipin PIN:cfg_scan_en of net 119(cfg_scan_en) into rc tree
[05/03 10:57:24   1947s] #WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
[05/03 10:57:24   1947s] #WARNING (NREX-80) Net cfg_lut_we does not have a driver pin. It may have incomplete route.
[05/03 10:57:24   1947s] #Need to add unplaced ipin PIN:clk of net 137(clk) into rc tree
[05/03 10:57:24   1947s] #Need to add unplaced ipin PIN:cfg_lut_we of net 140(cfg_lut_we) into rc tree
[05/03 10:57:24   1947s] #Need to add unplaced ipin PIN:cfg_scan_out of net 1663(cfg_scan_out) into rc tree
[05/03 10:57:24   1947s] #Total 9445 nets were built. 235 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/03 10:57:27   1955s] #Run Statistics for Extraction:
[05/03 10:57:27   1955s] #   Cpu time = 00:00:08, elapsed time = 00:00:03 .
[05/03 10:57:27   1955s] #   Increased memory =   181.22 (MB), total memory =  1662.95 (MB), peak memory =  2088.76 (MB)
[05/03 10:57:27   1956s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.22 (MB), peak = 2088.76 (MB)
[05/03 10:57:27   1956s] #RC Statistics: 38099 Res, 21109 Ground Cap, 87 XCap (Edge to Edge)
[05/03 10:57:27   1956s] #RC V/H edge ratio: 0.51, Avg V/H Edge Length: 6421.77 (23079), Avg L-Edge Length: 13939.53 (10101)
[05/03 10:57:27   1956s] #Start writing rcdb into /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d
[05/03 10:57:27   1956s] 2020/05/03 10:57:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:27   1956s] 2020/05/03 10:57:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:28   1957s] #Finish writing rcdb with 47570 nodes, 38125 edges, and 196 xcaps
[05/03 10:57:28   1957s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1505.23 (MB), peak = 2088.76 (MB)
[05/03 10:57:28   1957s] Restoring parasitic data from file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d' ...
[05/03 10:57:28   1957s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d' for reading.
[05/03 10:57:28   1957s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d' for content verification.
[05/03 10:57:28   1957s] Reading RCDB with compressed RC data.
[05/03 10:57:28   1957s] Reading RCDB with compressed RC data.
[05/03 10:57:28   1957s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2363.980M)
[05/03 10:57:28   1957s] Following multi-corner parasitics specified:
[05/03 10:57:28   1957s] 	/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d (rcdb)
[05/03 10:57:28   1957s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d' for reading.
[05/03 10:57:28   1957s] Reading RCDB with compressed RC data.
[05/03 10:57:28   1957s] 		Cell clb_tile has rcdb /tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d specified
[05/03 10:57:28   1957s] Cell clb_tile, hinst 
[05/03 10:57:28   1957s] processing rcdb (/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/nr18334_bzE7u2.rcdb.d) for hinst (top) of cell (clb_tile);
[05/03 10:57:28   1957s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2323.980M)
[05/03 10:57:28   1957s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_xFOsoX.rcdb.d/clb_tile.rcdb.d' for reading.
[05/03 10:57:28   1957s] Reading RCDB with compressed RC data.
[05/03 10:57:28   1957s] 2020/05/03 10:57:28 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:28   1957s] 2020/05/03 10:57:28 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:28   1957s] 2020/05/03 10:57:28 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:28   1957s] 2020/05/03 10:57:28 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:28   1957s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2323.980M)
[05/03 10:57:28   1957s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2323.980M)
[05/03 10:57:28   1957s] #
[05/03 10:57:28   1957s] #Restore RCDB.
[05/03 10:57:28   1957s] #
[05/03 10:57:28   1957s] #Complete tQuantus RC extraction.
[05/03 10:57:28   1957s] #Cpu time = 00:00:19
[05/03 10:57:28   1957s] #Elapsed time = 00:00:15
[05/03 10:57:28   1957s] #Increased memory = 37.99 (MB)
[05/03 10:57:28   1957s] #Total memory = 1499.70 (MB)
[05/03 10:57:28   1957s] #Peak memory = 2088.76 (MB)
[05/03 10:57:28   1957s] #
[05/03 10:57:28   1957s] #235 inserted nodes are removed
[05/03 10:57:28   1957s] #WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 10:57:28   1957s] **opt_design ... cpu = 0:22:47, real = 0:05:05, mem = 1465.6M, totSessionCpu=0:32:38 **
[05/03 10:57:28   1958s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:57:28   1958s] Begin IPO call back ...
[05/03 10:57:29   1958s] End IPO call back ...
[05/03 10:57:29   1958s] #################################################################################
[05/03 10:57:29   1958s] # Design Stage: PostRoute
[05/03 10:57:29   1958s] # Design Name: clb_tile
[05/03 10:57:29   1958s] # Design Mode: 7nm
[05/03 10:57:29   1958s] # Analysis Mode: MMMC OCV 
[05/03 10:57:29   1958s] # Parasitics Mode: SPEF/RCDB
[05/03 10:57:29   1958s] # Signoff Settings: SI On 
[05/03 10:57:29   1958s] #################################################################################
[05/03 10:57:29   1959s] Topological Sorting (REAL = 0:00:00.0, MEM = 2315.5M, InitMEM = 2314.1M)
[05/03 10:57:29   1959s] Setting infinite Tws ...
[05/03 10:57:29   1959s] First Iteration Infinite Tw... 
[05/03 10:57:29   1959s] Calculate early delays in OCV mode...
[05/03 10:57:29   1959s] Calculate late delays in OCV mode...
[05/03 10:57:29   1959s] Start delay calculation (fullDC) (12 T). (MEM=2315.53)
[05/03 10:57:29   1959s] Initializing multi-corner resistance tables ...
[05/03 10:57:30   1960s] End AAE Lib Interpolated Model. (MEM=2331.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:30   1960s] Opening parasitic data file '/tmp/innovus_temp_18334_eda-1.EECS.Berkeley.EDU_cs199-ccz_eaFyZN/clb_tile_18334_xFOsoX.rcdb.d/clb_tile.rcdb.d' for reading.
[05/03 10:57:30   1960s] Reading RCDB with compressed RC data.
[05/03 10:57:30   1960s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2333.8M)
[05/03 10:57:30   1960s] AAE_INFO: 12 threads acquired from CTE.
[05/03 10:57:30   1962s] Total number of fetched objects 9486
[05/03 10:57:30   1962s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:30   1962s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:30   1965s] Total number of fetched objects 9486
[05/03 10:57:30   1965s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:30   1965s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:30   1965s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:57:30   1965s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:57:30   1965s] End delay calculation. (MEM=2820.23 CPU=0:00:04.8 REAL=0:00:00.0)
[05/03 10:57:30   1965s] End delay calculation (fullDC). (MEM=2820.23 CPU=0:00:05.5 REAL=0:00:01.0)
[05/03 10:57:30   1965s] *** CDM Built up (cpu=0:00:06.5  real=0:00:01.0  mem= 2820.2M) ***
[05/03 10:57:31   1966s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2788.2M)
[05/03 10:57:31   1966s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:57:31   1966s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2820.2M)
[05/03 10:57:31   1966s] Starting SI iteration 2
[05/03 10:57:31   1967s] Calculate early delays in OCV mode...
[05/03 10:57:31   1967s] Calculate late delays in OCV mode...
[05/03 10:57:31   1967s] Start delay calculation (fullDC) (12 T). (MEM=2343.79)
[05/03 10:57:31   1967s] End AAE Lib Interpolated Model. (MEM=2343.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:31   1967s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/03 10:57:31   1967s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:57:31   1967s] Total number of fetched objects 9486
[05/03 10:57:31   1967s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:31   1967s] AAE_INFO-618: Total number of nets in the design is 9674,  1.9 percent of the nets selected for SI analysis
[05/03 10:57:31   1967s] End delay calculation. (MEM=2769.66 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 10:57:31   1967s] End delay calculation (fullDC). (MEM=2769.66 CPU=0:00:00.4 REAL=0:00:00.0)
[05/03 10:57:31   1967s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2769.7M) ***
[05/03 10:57:31   1969s] *** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:03.0 totSessionCpu=0:32:49 mem=2769.7M)
[05/03 10:57:32   1969s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2769.7M
[05/03 10:57:32   1969s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.010, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.012, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.100, REAL:0.086, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.004, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.130, REAL:0.102, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.130, REAL:0.102, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2801.7M
[05/03 10:57:32   1969s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2801.7M
[05/03 10:57:32   1969s] 
[05/03 10:57:32   1969s] ------------------------------------------------------------
[05/03 10:57:32   1969s]        Post-ecoRoute Summary                             
[05/03 10:57:32   1969s] ------------------------------------------------------------
[05/03 10:57:32   1969s] 
[05/03 10:57:32   1969s] Setup views included:
[05/03 10:57:32   1969s]  PVT_0P63V_100C.setup_view 
[05/03 10:57:32   1969s] 
[05/03 10:57:32   1969s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:32   1969s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:57:32   1969s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:32   1969s] |           WNS (ns):| -0.006  | -0.006  |  9.432  | -0.006  |
[05/03 10:57:32   1969s] |           TNS (ns):| -0.027  | -0.026  |  0.000  | -0.018  |
[05/03 10:57:32   1969s] |    Violating Paths:|    6    |    6    |    0    |    4    |
[05/03 10:57:32   1969s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:57:32   1969s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:32   1969s] 
[05/03 10:57:32   1969s] +----------------+-------------------------------+------------------+
[05/03 10:57:32   1969s] |                |              Real             |       Total      |
[05/03 10:57:32   1969s] |    DRVs        +------------------+------------+------------------|
[05/03 10:57:32   1969s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:57:32   1969s] +----------------+------------------+------------+------------------+
[05/03 10:57:32   1969s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:57:32   1969s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:57:32   1969s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:57:32   1969s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:57:32   1969s] +----------------+------------------+------------+------------------+
[05/03 10:57:32   1969s] 
[05/03 10:57:32   1969s] Density: 63.539%
[05/03 10:57:32   1969s]        (100.000% with Fillers)
[05/03 10:57:32   1969s] Total number of glitch violations: 0
[05/03 10:57:32   1969s] ------------------------------------------------------------
[05/03 10:57:32   1969s] **opt_design ... cpu = 0:22:59, real = 0:05:09, mem = 1646.7M, totSessionCpu=0:32:50 **
[05/03 10:57:32   1969s] **opt_design ... cpu = 0:22:59, real = 0:05:09, mem = 1646.7M, totSessionCpu=0:32:50 **
[05/03 10:57:32   1969s] Executing marking Critical Nets1
[05/03 10:57:32   1969s] *** Timing NOT met, worst failing slack is -0.006
[05/03 10:57:32   1969s] *** Check timing (0:00:00.0)
[05/03 10:57:32   1969s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[05/03 10:57:32   1969s] Info: 52 clock nets excluded from IPO operation.
[05/03 10:57:32   1969s] End AAE Lib Interpolated Model. (MEM=2343.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:32   1969s] PhyDesignGrid: maxLocalDensity 0.92
[05/03 10:57:32   1969s] ### Creating PhyDesignMc. totSessionCpu=0:32:50 mem=2343.8M
[05/03 10:57:32   1969s] OPERPROF: Starting DPlace-Init at level 1, MEM:2343.8M
[05/03 10:57:32   1969s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 10:57:32   1969s] OPERPROF:   Starting FgcInit at level 2, MEM:2343.8M
[05/03 10:57:32   1969s] OPERPROF:   Finished FgcInit at level 2, CPU:0.020, REAL:0.007, MEM:2423.8M
[05/03 10:57:32   1969s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2423.8M
[05/03 10:57:32   1969s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2423.8M
[05/03 10:57:32   1969s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2423.8M
[05/03 10:57:32   1969s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.001, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.003, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.120, REAL:0.081, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.120, REAL:0.081, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2423.8M
[05/03 10:57:32   1970s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:2423.8M
[05/03 10:57:32   1970s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2423.8MB).
[05/03 10:57:32   1970s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.129, MEM:2423.8M
[05/03 10:57:32   1970s] ### Creating PhyDesignMc, finished. totSessionCpu=0:32:50 mem=2455.8M
[05/03 10:57:40   1977s] *info: 52 clock nets excluded
[05/03 10:57:40   1977s] *info: 2 special nets excluded.
[05/03 10:57:40   1977s] *info: 178 no-driver nets excluded.
[05/03 10:57:42   1980s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/03 10:57:42   1980s] PathGroup :  reg2reg  TargetSlack : 0 
[05/03 10:57:42   1980s] ** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.027 Density 100.00
[05/03 10:57:42   1980s] Optimizer TNS Opt
[05/03 10:57:42   1980s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2880.2M
[05/03 10:57:42   1980s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2880.2M
[05/03 10:57:43   1980s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/03 10:57:43   1981s] Info: End MT loop @oiCellDelayCachingJob.
[05/03 10:57:43   1981s] Active Path Group: reg2reg  
[05/03 10:57:43   1981s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:57:43   1981s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/03 10:57:43   1981s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:57:43   1981s] |  -0.006|   -0.006|  -0.026|   -0.027|   100.00%|   0:00:00.0| 2880.2M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:57:43   1981s] |  -0.006|   -0.006|  -0.026|   -0.027|   100.00%|   0:00:00.0| 3071.0M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/03 10:57:43   1981s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3071.0M) ***
[05/03 10:57:43   1981s]   Timing Snapshot: (TGT)
[05/03 10:57:43   1981s]      Weighted WNS: -0.006
[05/03 10:57:43   1981s]       All  PG WNS: -0.006
[05/03 10:57:43   1981s]       High PG WNS: -0.006
[05/03 10:57:43   1981s]       All  PG TNS: -0.027
[05/03 10:57:43   1981s]       High PG TNS: -0.026
[05/03 10:57:43   1981s]    Category Slack: { [L, -0.006] [H, -0.006] [H, -0.006] }
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Checking setup slack degradation ...
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Recovery Manager:
[05/03 10:57:43   1981s]   Low  Effort WNS Jump: 0.005 (REF: -0.002, TGT: -0.006, Threshold: 0.010) - Skip
[05/03 10:57:43   1981s]   High Effort WNS Jump: 0.005 (REF: { -0.002, -0.002 }, TGT: { -0.006, -0.006 }, Threshold: 0.005) - Skip
[05/03 10:57:43   1981s]   Low  Effort TNS Jump: 0.023 (REF: -0.004, TGT: -0.027, Threshold: 50.000) - Skip
[05/03 10:57:43   1981s]   High Effort TNS Jump: 0.023 (REF: -0.003, TGT: -0.026, Threshold: 25.000) - Skip
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3071.0M) ***
[05/03 10:57:43   1981s] **** Begin NDR-Layer Usage Statistics ****
[05/03 10:57:43   1981s] Layer 4 has 20 constrained nets 
[05/03 10:57:43   1981s] Layer 6 has 11 constrained nets 
[05/03 10:57:43   1981s] **** End NDR-Layer Usage Statistics ****
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] *** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3071.0M) ***
[05/03 10:57:43   1981s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2763.8M
[05/03 10:57:43   1981s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2763.8M
[05/03 10:57:43   1981s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2763.8M
[05/03 10:57:43   1981s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2763.8M
[05/03 10:57:43   1981s] End: GigaOpt Optimization in post-eco TNS mode
[05/03 10:57:43   1981s] Running postRoute recovery in postEcoRoute mode
[05/03 10:57:43   1981s] **opt_design ... cpu = 0:23:10, real = 0:05:20, mem = 1736.9M, totSessionCpu=0:33:02 **
[05/03 10:57:43   1981s]   Timing/DRV Snapshot: (TGT)
[05/03 10:57:43   1981s]      Weighted WNS: -0.006
[05/03 10:57:43   1981s]       All  PG WNS: -0.006
[05/03 10:57:43   1981s]       High PG WNS: -0.006
[05/03 10:57:43   1981s]       All  PG TNS: -0.027
[05/03 10:57:43   1981s]       High PG TNS: -0.026
[05/03 10:57:43   1981s]          Tran DRV: 0
[05/03 10:57:43   1981s]           Cap DRV: 0
[05/03 10:57:43   1981s]        Fanout DRV: 0
[05/03 10:57:43   1981s]            Glitch: 0
[05/03 10:57:43   1981s]    Category Slack: { [L, -0.006] [H, -0.006] [H, -0.006] }
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Checking setup slack degradation ...
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Recovery Manager:
[05/03 10:57:43   1981s]   Low  Effort WNS Jump: 0.005 (REF: -0.002, TGT: -0.006, Threshold: 0.010) - Skip
[05/03 10:57:43   1981s]   High Effort WNS Jump: 0.005 (REF: { -0.002, -0.002 }, TGT: { -0.006, -0.006 }, Threshold: 0.005) - Skip
[05/03 10:57:43   1981s]   Low  Effort TNS Jump: 0.023 (REF: -0.004, TGT: -0.027, Threshold: 50.000) - Skip
[05/03 10:57:43   1981s]   High Effort TNS Jump: 0.023 (REF: -0.003, TGT: -0.026, Threshold: 25.000) - Skip
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Recovery Manager:
[05/03 10:57:43   1981s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 10:57:43   1981s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 10:57:43   1981s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 10:57:43   1981s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/03 10:57:43   1981s] 
[05/03 10:57:43   1981s] Checking DRV degradation...
[05/03 10:57:43   1981s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/03 10:57:43   1981s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2395.72M, totSessionCpu=0:33:02).
[05/03 10:57:43   1981s] **opt_design ... cpu = 0:23:11, real = 0:05:20, mem = 1733.8M, totSessionCpu=0:33:02 **
[05/03 10:57:43   1981s] 
[05/03 10:57:44   1982s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:44   1982s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:57:44   1982s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:44   1982s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:57:44   1982s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:57:44   1982s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:44   1982s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:57:44   1982s] OPERPROF: Starting FgcInit at level 1, MEM:2395.7M
[05/03 10:57:44   1982s] OPERPROF: Finished FgcInit at level 1, CPU:0.020, REAL:0.010, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.001, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.002, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.051, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2475.8M
[05/03 10:57:44   1982s] 
[05/03 10:57:44   1982s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:44   1982s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.010, REAL:0.018, MEM:2475.8M
[05/03 10:57:44   1982s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:57:44   1982s] UM:                                                                   postroute.recovery
[05/03 10:57:44   1982s] Latch borrow mode reset to max_borrow
[05/03 10:57:44   1984s] Set spgFreeCellsHonorFence to 1
[05/03 10:57:44   1984s] Reported timing to dir ./timingReports
[05/03 10:57:44   1984s] **opt_design ... cpu = 0:23:13, real = 0:05:21, mem = 1734.2M, totSessionCpu=0:33:04 **
[05/03 10:57:44   1984s] End AAE Lib Interpolated Model. (MEM=2475.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:44   1984s] Begin: glitch net info
[05/03 10:57:44   1984s] glitch slack range: number of glitch nets
[05/03 10:57:44   1984s] glitch slack < -0.32 : 0
[05/03 10:57:44   1984s] -0.32 < glitch slack < -0.28 : 0
[05/03 10:57:44   1984s] -0.28 < glitch slack < -0.24 : 0
[05/03 10:57:44   1984s] -0.24 < glitch slack < -0.2 : 0
[05/03 10:57:44   1984s] -0.2 < glitch slack < -0.16 : 0
[05/03 10:57:44   1984s] -0.16 < glitch slack < -0.12 : 0
[05/03 10:57:44   1984s] -0.12 < glitch slack < -0.08 : 0
[05/03 10:57:44   1984s] -0.08 < glitch slack < -0.04 : 0
[05/03 10:57:44   1984s] -0.04 < glitch slack : 0
[05/03 10:57:44   1984s] End: glitch net info
[05/03 10:57:45   1984s] 2020/05/03 10:57:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:45   1984s] 2020/05/03 10:57:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:45   1984s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2475.8M
[05/03 10:57:45   1984s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.030, REAL:0.011, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.030, REAL:0.012, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.080, REAL:0.063, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.003, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.090, REAL:0.075, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.075, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2507.8M
[05/03 10:57:45   1984s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:45   1984s] End AAE Lib Interpolated Model. (MEM=2507.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:45   1984s]  
[05/03 10:57:45   1984s] **INFO: Starting Blocking QThread with 12 CPU
[05/03 10:57:45   1984s]    ____________________________________________________________________
[05/03 10:57:45   1984s] __/ message from Blocking QThread
[05/03 10:57:45   1984s] Multi-CPU acceleration using 12 CPU(s).
[05/03 10:57:45   1984s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/03 10:57:45   1984s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/03 10:57:45   1984s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:57:45   1984s] 
[05/03 10:57:45   1984s] Multithreaded Timing Analysis is initialized with 12 threads
[05/03 10:57:45   1984s] 
[05/03 10:57:45   1984s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:57:45   1984s] Begin IPO call back ...
[05/03 10:57:45   1984s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:57:45   1984s] Begin IPO call back ...
[05/03 10:57:45   1984s] End IPO call back ...
[05/03 10:57:46   1984s] End IPO call back ...
[05/03 10:57:45   1984s] #################################################################################
[05/03 10:57:46   1984s] #################################################################################
[05/03 10:57:45   1984s] # Design Stage: PostRoute
[05/03 10:57:45   1984s] # Design Name: clb_tile
[05/03 10:57:45   1984s] # Design Mode: 7nm
[05/03 10:57:45   1984s] # Analysis Mode: MMMC OCV 
[05/03 10:57:45   1984s] # Parasitics Mode: SPEF/RCDB
[05/03 10:57:46   1984s] # Design Stage: PostRoute
[05/03 10:57:46   1984s] # Design Name: clb_tile
[05/03 10:57:46   1984s] # Design Mode: 7nm
[05/03 10:57:46   1984s] # Analysis Mode: MMMC OCV 
[05/03 10:57:46   1984s] # Parasitics Mode: SPEF/RCDB
[05/03 10:57:45   1984s] # Signoff Settings: SI On 
[05/03 10:57:45   1984s] #################################################################################
[05/03 10:57:46   1984s] # Signoff Settings: SI On 
[05/03 10:57:46   1984s] #################################################################################
[05/03 10:57:45   1984s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[05/03 10:57:45   1984s] First Iteration Infinite Tw... 
[05/03 10:57:45   1984s] Calculate late delays in OCV mode...
[05/03 10:57:46   1984s] Calculate late delays in OCV mode...
[05/03 10:57:45   1984s] Calculate early delays in OCV mode...
[05/03 10:57:46   1984s] Calculate early delays in OCV mode...
[05/03 10:57:45   1984s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:57:46   1984s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:57:45   1984s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 10:57:46   1984s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/03 10:57:45   1984s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:45   1984s] Total number of fetched objects 9486
[05/03 10:57:45   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:45   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:47   1984s] Total number of fetched objects 9486
[05/03 10:57:47   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:47   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:45   1984s] Total number of fetched objects 9486
[05/03 10:57:45   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:45   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:47   1984s] Total number of fetched objects 9486
[05/03 10:57:47   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:47   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:57:45   1984s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:57:45   1984s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:57:45   1984s] End delay calculation. (MEM=23.3711 CPU=0:00:04.8 REAL=0:00:01.0)
[05/03 10:57:47   1984s] End delay calculation. (MEM=23.3711 CPU=0:00:04.8 REAL=0:00:01.0)
[05/03 10:57:45   1984s] End delay calculation (fullDC). (MEM=23.3711 CPU=0:00:05.5 REAL=0:00:01.0)
[05/03 10:57:47   1984s] End delay calculation (fullDC). (MEM=23.3711 CPU=0:00:05.5 REAL=0:00:01.0)
[05/03 10:57:45   1984s] *** CDM Built up (cpu=0:00:05.8  real=0:00:01.0  mem= 23.4M) ***
[05/03 10:57:45   1984s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 10:57:45   1984s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:57:47   1984s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/03 10:57:47   1984s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:57:45   1984s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 23.4M)
[05/03 10:57:47   1984s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 23.4M)
[05/03 10:57:45   1984s] Starting SI iteration 2
[05/03 10:57:47   1984s] Starting SI iteration 2
[05/03 10:57:45   1984s] Calculate late delays in OCV mode...
[05/03 10:57:47   1984s] Calculate late delays in OCV mode...
[05/03 10:57:45   1984s] Calculate early delays in OCV mode...
[05/03 10:57:47   1984s] Calculate early delays in OCV mode...
[05/03 10:57:45   1984s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:57:47   1984s] Start delay calculation (fullDC) (12 T). (MEM=0)
[05/03 10:57:45   1984s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:57:45   1984s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 10:57:45   1984s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:57:48   1984s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 10:57:48   1984s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:57:45   1984s] Total number of fetched objects 9486
[05/03 10:57:45   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:45   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  12.2 percent of the nets selected for SI analysis
[05/03 10:57:48   1984s] Total number of fetched objects 9486
[05/03 10:57:48   1984s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:57:48   1984s] AAE_INFO-618: Total number of nets in the design is 9674,  12.2 percent of the nets selected for SI analysis
[05/03 10:57:45   1984s] End delay calculation. (MEM=20.4922 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 10:57:48   1984s] End delay calculation. (MEM=20.4922 CPU=0:00:00.6 REAL=0:00:00.0)
[05/03 10:57:45   1984s] End delay calculation (fullDC). (MEM=20.4922 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 10:57:48   1984s] End delay calculation (fullDC). (MEM=20.4922 CPU=0:00:00.7 REAL=0:00:01.0)
[05/03 10:57:45   1984s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 20.5M) ***
[05/03 10:57:45   1984s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:03.0 totSessionCpu=0:00:25.0 mem=20.5M)
[05/03 10:57:48   1984s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:03.0 totSessionCpu=0:00:25.0 mem=20.5M)
[05/03 10:57:45   1984s] *** QThread HoldRpt [finish] : cpu/real = 0:00:12.5/0:00:03.0 (4.2), mem = 0.0M
[05/03 10:57:48   1984s] *** QThread HoldRpt [finish] : cpu/real = 0:00:12.5/0:00:03.0 (4.2), mem = 0.0M
 
[05/03 10:57:48   1995s] _______________________________________________________________________
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:49   1995s] 2020/05/03 10:57:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] ------------------------------------------------------------
[05/03 10:57:50   1996s]      opt_design Final SI Timing Summary                             
[05/03 10:57:50   1996s] ------------------------------------------------------------
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] Setup views included:
[05/03 10:57:50   1996s]  PVT_0P63V_100C.setup_view 
[05/03 10:57:50   1996s] Hold  views included:
[05/03 10:57:50   1996s]  PVT_0P77V_0C.hold_view
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] |           WNS (ns):| -0.006  | -0.006  |  9.432  | -0.006  |
[05/03 10:57:50   1996s] |           TNS (ns):| -0.027  | -0.026  |  0.000  | -0.018  |
[05/03 10:57:50   1996s] |    Violating Paths:|    6    |    6    |    0    |    4    |
[05/03 10:57:50   1996s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] |           WNS (ns):| -0.106  | -0.001  |  0.014  | -0.106  |
[05/03 10:57:50   1996s] |           TNS (ns):| -0.207  | -0.006  |  0.000  | -0.202  |
[05/03 10:57:50   1996s] |    Violating Paths:|   17    |   13    |    0    |    4    |
[05/03 10:57:50   1996s] |          All Paths:|  1859   |  1818   |   29    |   52    |
[05/03 10:57:50   1996s] +--------------------+---------+---------+---------+---------+
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] +----------------+-------------------------------+------------------+
[05/03 10:57:50   1996s] |                |              Real             |       Total      |
[05/03 10:57:50   1996s] |    DRVs        +------------------+------------+------------------|
[05/03 10:57:50   1996s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 10:57:50   1996s] +----------------+------------------+------------+------------------+
[05/03 10:57:50   1996s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 10:57:50   1996s] |   max_tran     |      0 (0)       |   0.000    |      1 (32)      |
[05/03 10:57:50   1996s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:57:50   1996s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 10:57:50   1996s] +----------------+------------------+------------+------------------+
[05/03 10:57:50   1996s] 
[05/03 10:57:50   1996s] Density: 63.539%
[05/03 10:57:50   1996s]        (100.000% with Fillers)
[05/03 10:57:50   1996s] Total number of glitch violations: 0
[05/03 10:57:50   1996s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:12.3, REAL=0:00:05.0, MEM=2509.8M
[05/03 10:57:50   1996s] **opt_design ... cpu = 0:23:25, real = 0:05:27, mem = 1734.8M, totSessionCpu=0:33:16 **
[05/03 10:57:50   1996s]  ReSet Options after AAE Based Opt flow 
[05/03 10:57:50   1996s] Deleting Cell Server ...
[05/03 10:57:50   1996s] Deleting Lib Analyzer.
[05/03 10:57:50   1996s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 10:57:50   1996s] Type 'man IMPOPT-3195' for more detail.
[05/03 10:57:50   1996s] *** Finished opt_design ***
[05/03 10:57:50   1996s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:57:50   1996s] UM:                                      -0.027 ns         -0.006 ns  final
[05/03 10:57:51   1997s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:51   1997s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 10:57:51   1997s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:51   1997s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 10:57:51   1997s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 10:57:51   1997s] [hotspot] +------------+---------------+---------------+
[05/03 10:57:51   1997s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 10:57:51   1997s] OPERPROF: Starting FgcInit at level 1, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Finished FgcInit at level 1, CPU:0.000, REAL:0.003, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.001, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.053, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.054, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2507.8M
[05/03 10:57:51   1997s] 
[05/03 10:57:51   1997s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2507.8M
[05/03 10:57:51   1997s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.020, REAL:0.017, MEM:2507.8M
[05/03 10:57:51   1997s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/03 10:57:51   1997s] UM:       1413.81            336         -0.027 ns         -0.006 ns  opt_design_postroute
[05/03 10:57:51   1997s] Reset maxLocalDensity to default value from N7/N5 setting.
[05/03 10:57:51   1997s] 
[05/03 10:57:51   1997s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:23:35 real=  0:05:35)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:39.3 real=0:00:29.9)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.0 real=0:00:10.0)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:08.0 real=0:00:07.2)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:20.9 real=0:00:16.1)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:19:11 real=  0:01:55)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.0)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:08 real=  0:02:03)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.9 real=0:00:03.8)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:11.8 real=0:00:10.9)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.5 real=0:00:01.5)
[05/03 10:57:51   1997s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/03 10:57:51   1997s] Info: pop threads available for lower-level modules during optimization.
[05/03 10:57:51   1997s] Info: Destroy the CCOpt slew target map.
[05/03 10:57:51   1997s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 10:57:51   1997s] @file(par.tcl) 143: puts "write_db pre_write_regs" 
[05/03 10:57:51   1997s] write_db pre_write_regs
[05/03 10:57:51   1997s] @file(par.tcl) 144: write_db pre_write_regs
[05/03 10:57:51   1997s] #% Begin write_db save design ... (date=05/03 10:57:51, mem=1741.8M)
[05/03 10:57:51   1997s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:57:51   1997s] The in-memory database contained RC information but was not saved. To save 
[05/03 10:57:51   1997s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 10:57:51   1997s] so it should only be saved when it is really desired.
[05/03 10:57:51   1997s] % Begin Save ccopt configuration ... (date=05/03 10:57:51, mem=1741.8M)
[05/03 10:57:51   1997s] % End Save ccopt configuration ... (date=05/03 10:57:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1742.1M, current mem=1742.1M)
[05/03 10:57:51   1997s] % Begin Save netlist data ... (date=05/03 10:57:51, mem=1742.1M)
[05/03 10:57:51   1997s] Writing Binary DB to pre_write_regs/clb_tile.v.bin in multi-threaded mode...
[05/03 10:57:51   1997s] % End Save netlist data ... (date=05/03 10:57:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1742.4M, current mem=1742.4M)
[05/03 10:57:51   1997s] Saving symbol-table file in separate thread ...
[05/03 10:57:51   1997s] Saving congestion map file in separate thread ...
[05/03 10:57:51   1997s] Saving congestion map file pre_write_regs/clb_tile.route.congmap.gz ...
[05/03 10:57:51   1997s] % Begin Save AAE data ... (date=05/03 10:57:51, mem=1743.0M)
[05/03 10:57:51   1997s] Saving AAE Data ...
[05/03 10:57:51   1997s] 2020/05/03 10:57:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:51   1997s] 2020/05/03 10:57:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:51   1997s] 2020/05/03 10:57:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:51   1997s] 2020/05/03 10:57:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:51   1997s] % End Save AAE data ... (date=05/03 10:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1743.0M, current mem=1743.0M)
[05/03 10:57:51   1998s] % Begin Save clock tree data ... (date=05/03 10:57:51, mem=1761.0M)
[05/03 10:57:51   1998s] % End Save clock tree data ... (date=05/03 10:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1761.0M, current mem=1761.0M)
[05/03 10:57:51   1998s] Saving preference file pre_write_regs/gui.pref.tcl ...
[05/03 10:57:52   1998s] Saving mode setting ...
[05/03 10:57:52   1998s] Saving root attributes to be loaded post write_db ...
[05/03 10:57:52   1998s] Saving global file ...
[05/03 10:57:52   1998s] Saving root attributes to be loaded previous write_db ...
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:52   1998s] Saving Drc markers ...
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:52   1998s] ... 132 markers are saved ...
[05/03 10:57:52   1998s] ... 132 geometry drc markers are saved ...
[05/03 10:57:52   1998s] ... 0 antenna drc markers are saved ...
[05/03 10:57:52   1998s] % Begin Save routing data ... (date=05/03 10:57:52, mem=1761.1M)
[05/03 10:57:52   1998s] Saving route file ...
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:52   1998s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2395.7M) ***
[05/03 10:57:52   1998s] % End Save routing data ... (date=05/03 10:57:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1762.1M, current mem=1762.1M)
[05/03 10:57:52   1998s] Saving floorplan file in separate thread ...
[05/03 10:57:52   1998s] Saving PG Conn file in separate thread ...
[05/03 10:57:52   1998s] Saving placement file in separate thread ...
[05/03 10:57:52   1998s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:57:52   1998s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2403.7M) ***
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:52   1998s] 2020/05/03 10:57:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:52   1998s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:52   1998s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:52   1998s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:52   1998s] Saving property file pre_write_regs/clb_tile.prop
[05/03 10:57:52   1998s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2411.7M) ***
[05/03 10:57:52   1998s] #Saving pin access data to file pre_write_regs/clb_tile.apa ...
[05/03 10:57:52   1998s] #
[05/03 10:57:52   1998s] % Begin Save power constraints data ... (date=05/03 10:57:52, mem=1763.1M)
[05/03 10:57:53   1998s] % End Save power constraints data ... (date=05/03 10:57:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1763.1M, current mem=1763.1M)
[05/03 10:57:53   1998s] Saving preRoute extracted patterns in file 'pre_write_regs/clb_tile.techData.gz' ...
[05/03 10:57:53   1998s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:57:53   1998s] Saving CPF database ...
[05/03 10:57:53   1998s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:57:54   1999s] Generated self-contained design pre_write_regs
[05/03 10:57:54   1999s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:57:54   1999s] #% End write_db save design ... (date=05/03 10:57:54, total cpu=0:00:01.8, real=0:00:03.0, peak res=1763.1M, current mem=1694.2M)
[05/03 10:57:54   1999s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:57:54   1999s] 
[05/03 10:57:54   1999s] @file(par.tcl) 145: puts "ln -sfn pre_write_regs latest" 
[05/03 10:57:54   1999s] ln -sfn pre_write_regs latest
[05/03 10:57:54   1999s] @file(par.tcl) 146: ln -sfn pre_write_regs latest
[05/03 10:57:54   1999s] @file(par.tcl) 148: set write_regs_ir "./find_regs.json"
[05/03 10:57:54   1999s] @file(par.tcl) 149: set write_regs_ir [open $write_regs_ir "w"]
[05/03 10:57:54   1999s] @file(par.tcl) 150: puts $write_regs_ir "\{"
[05/03 10:57:54   1999s] @file(par.tcl) 151: puts $write_regs_ir {   "seq_cells" : [}
[05/03 10:57:54   1999s] @file(par.tcl) 153: set refs [get_db [get_db lib_cells -if .is_flop==true] .base_name]
[05/03 10:57:54   1999s] @file(par.tcl) 155: set len [llength $refs]
[05/03 10:57:54   1999s] @file(par.tcl) 157: for {set i 0} {$i < [llength $refs]} {incr i} {
[05/03 10:57:54   1999s]             if {$i == $len - 1} {
[05/03 10:57:54   1999s]                 puts $write_regs_ir "    \"[lindex $refs $i]\""
[05/03 10:57:54   1999s]             } else {
[05/03 10:57:54   1999s]                 puts $write_regs_ir "    \"[lindex $refs $i]\","
[05/03 10:57:54   1999s]             }
[05/03 10:57:54   1999s]         }
[05/03 10:57:54   1999s] @file(par.tcl) 165: puts $write_regs_ir "  \],"
[05/03 10:57:54   1999s] @file(par.tcl) 166: puts $write_regs_ir {   "reg_paths" : [}
[05/03 10:57:54   1999s] @file(par.tcl) 168: set regs [get_db [all_registers -edge_triggered -output_pins] .name]
[05/03 10:57:54   1999s] @file(par.tcl) 170: set len [llength $regs]
[05/03 10:57:54   1999s] @file(par.tcl) 172: for {set i 0} {$i < [llength $regs]} {incr i} {
[05/03 10:57:54   1999s]             #regsub -all {/} [lindex $regs $i] . myreg
[05/03 10:57:54   1999s]             set myreg [lindex $regs $i]
[05/03 10:57:54   1999s]             if {$i == $len - 1} {
[05/03 10:57:54   1999s]                 puts $write_regs_ir "    \"$myreg\""
[05/03 10:57:54   1999s]             } else {
[05/03 10:57:54   1999s]                 puts $write_regs_ir "    \"$myreg\","
[05/03 10:57:54   1999s]             }
[05/03 10:57:54   1999s]         }
[05/03 10:57:54   1999s] @file(par.tcl) 182: puts $write_regs_ir "  \]"
[05/03 10:57:54   1999s] @file(par.tcl) 184: puts $write_regs_ir "\}"
[05/03 10:57:54   1999s] @file(par.tcl) 185: close $write_regs_ir
[05/03 10:57:54   1999s] @file(par.tcl) 187: puts "write_db pre_write_design" 
[05/03 10:57:54   1999s] write_db pre_write_design
[05/03 10:57:54   1999s] @file(par.tcl) 188: write_db pre_write_design
[05/03 10:57:54   1999s] #% Begin write_db save design ... (date=05/03 10:57:54, mem=1694.3M)
[05/03 10:57:54   1999s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:57:54   1999s] The in-memory database contained RC information but was not saved. To save 
[05/03 10:57:54   1999s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 10:57:54   1999s] so it should only be saved when it is really desired.
[05/03 10:57:54   1999s] % Begin Save ccopt configuration ... (date=05/03 10:57:54, mem=1694.3M)
[05/03 10:57:54   1999s] % End Save ccopt configuration ... (date=05/03 10:57:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1694.3M, current mem=1694.3M)
[05/03 10:57:54   1999s] % Begin Save netlist data ... (date=05/03 10:57:54, mem=1694.3M)
[05/03 10:57:54   1999s] Writing Binary DB to pre_write_design/clb_tile.v.bin in multi-threaded mode...
[05/03 10:57:54   1999s] % End Save netlist data ... (date=05/03 10:57:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1695.2M, current mem=1695.2M)
[05/03 10:57:54   1999s] Saving symbol-table file in separate thread ...
[05/03 10:57:54   1999s] Saving congestion map file in separate thread ...
[05/03 10:57:54   1999s] Saving congestion map file pre_write_design/clb_tile.route.congmap.gz ...
[05/03 10:57:54   1999s] % Begin Save AAE data ... (date=05/03 10:57:54, mem=1695.3M)
[05/03 10:57:54   1999s] Saving AAE Data ...
[05/03 10:57:54   1999s] 2020/05/03 10:57:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:54   1999s] 2020/05/03 10:57:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:54   1999s] 2020/05/03 10:57:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:54   1999s] 2020/05/03 10:57:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:54   1999s] % End Save AAE data ... (date=05/03 10:57:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.3M, current mem=1695.3M)
[05/03 10:57:55   2000s] % Begin Save clock tree data ... (date=05/03 10:57:55, mem=1695.3M)
[05/03 10:57:55   2000s] % End Save clock tree data ... (date=05/03 10:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.3M, current mem=1695.3M)
[05/03 10:57:55   2000s] Saving preference file pre_write_design/gui.pref.tcl ...
[05/03 10:57:55   2000s] Saving mode setting ...
[05/03 10:57:55   2000s] Saving root attributes to be loaded post write_db ...
[05/03 10:57:55   2000s] Saving global file ...
[05/03 10:57:55   2000s] Saving root attributes to be loaded previous write_db ...
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:55   2000s] Saving Drc markers ...
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:55   2000s] ... 132 markers are saved ...
[05/03 10:57:55   2000s] ... 132 geometry drc markers are saved ...
[05/03 10:57:55   2000s] ... 0 antenna drc markers are saved ...
[05/03 10:57:55   2000s] % Begin Save routing data ... (date=05/03 10:57:55, mem=1695.5M)
[05/03 10:57:55   2000s] Saving route file ...
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:55   2000s] 2020/05/03 10:57:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:55   2000s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2421.8M) ***
[05/03 10:57:55   2000s] % End Save routing data ... (date=05/03 10:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1696.4M, current mem=1696.4M)
[05/03 10:57:55   2000s] Saving floorplan file in separate thread ...
[05/03 10:57:55   2000s] Saving PG Conn file in separate thread ...
[05/03 10:57:55   2000s] Saving placement file in separate thread ...
[05/03 10:57:55   2000s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:57:55   2000s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2445.8M) ***
[05/03 10:57:56   2000s] 2020/05/03 10:57:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:56   2000s] 2020/05/03 10:57:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:56   2000s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[05/03 10:57:56   2000s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:56   2000s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:56   2000s] Saving property file pre_write_design/clb_tile.prop
[05/03 10:57:56   2000s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2437.8M) ***
[05/03 10:57:56   2000s] #Saving pin access data to file pre_write_design/clb_tile.apa ...
[05/03 10:57:56   2000s] #
[05/03 10:57:56   2000s] % Begin Save power constraints data ... (date=05/03 10:57:56, mem=1697.9M)
[05/03 10:57:56   2000s] % End Save power constraints data ... (date=05/03 10:57:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1697.9M, current mem=1697.9M)
[05/03 10:57:56   2000s] Saving preRoute extracted patterns in file 'pre_write_design/clb_tile.techData.gz' ...
[05/03 10:57:56   2000s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:57:56   2000s] Saving CPF database ...
[05/03 10:57:56   2000s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/03 10:57:57   2001s] Generated self-contained design pre_write_design
[05/03 10:57:57   2001s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:57:57   2001s] #% End write_db save design ... (date=05/03 10:57:57, total cpu=0:00:01.8, real=0:00:03.0, peak res=1697.9M, current mem=1695.9M)
[05/03 10:57:57   2001s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:57:57   2001s] 
[05/03 10:57:57   2001s] @file(par.tcl) 189: puts "ln -sfn pre_write_design latest" 
[05/03 10:57:57   2001s] ln -sfn pre_write_design latest
[05/03 10:57:57   2001s] @file(par.tcl) 190: ln -sfn pre_write_design latest
[05/03 10:57:57   2001s] @file(par.tcl) 191: puts "write_db clb_tile_FINAL -def -verilog" 
[05/03 10:57:57   2001s] write_db clb_tile_FINAL -def -verilog
[05/03 10:57:57   2001s] @file(par.tcl) 192: write_db clb_tile_FINAL -def -verilog
[05/03 10:57:57   2001s] #% Begin write_db save design ... (date=05/03 10:57:57, mem=1695.9M)
[05/03 10:57:57   2001s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:57:57   2001s] The in-memory database contained RC information but was not saved. To save 
[05/03 10:57:57   2001s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 10:57:57   2001s] so it should only be saved when it is really desired.
[05/03 10:57:57   2001s] % Begin Save ccopt configuration ... (date=05/03 10:57:57, mem=1695.9M)
[05/03 10:57:57   2001s] % End Save ccopt configuration ... (date=05/03 10:57:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.9M, current mem=1695.9M)
[05/03 10:57:57   2001s] % Begin Save netlist data ... (date=05/03 10:57:57, mem=1695.9M)
[05/03 10:57:57   2001s] Writing Binary DB to clb_tile_FINAL/clb_tile.v.bin in multi-threaded mode...
[05/03 10:57:57   2001s] % End Save netlist data ... (date=05/03 10:57:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1696.8M, current mem=1696.8M)
[05/03 10:57:57   2001s] Writing Netlist "clb_tile_FINAL/clb_tile.v.gz" ...
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:58   2001s] Saving symbol-table file in separate thread ...
[05/03 10:57:58   2001s] Saving congestion map file in separate thread ...
[05/03 10:57:58   2001s] Saving congestion map file clb_tile_FINAL/clb_tile.route.congmap.gz ...
[05/03 10:57:58   2001s] % Begin Save AAE data ... (date=05/03 10:57:58, mem=1696.8M)
[05/03 10:57:58   2001s] Saving AAE Data ...
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:58   2001s] 2020/05/03 10:57:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:58   2001s] % End Save AAE data ... (date=05/03 10:57:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1696.8M, current mem=1696.8M)
[05/03 10:57:58   2001s] % Begin Save clock tree data ... (date=05/03 10:57:58, mem=1696.8M)
[05/03 10:57:58   2001s] % End Save clock tree data ... (date=05/03 10:57:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1696.8M, current mem=1696.8M)
[05/03 10:57:58   2001s] Saving preference file clb_tile_FINAL/gui.pref.tcl ...
[05/03 10:57:58   2001s] Saving mode setting ...
[05/03 10:57:58   2001s] Saving root attributes to be loaded post write_db ...
[05/03 10:57:58   2002s] Saving global file ...
[05/03 10:57:58   2002s] Saving root attributes to be loaded previous write_db ...
[05/03 10:57:58   2002s] 2020/05/03 10:57:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:58   2002s] 2020/05/03 10:57:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:58   2002s] Saving Drc markers ...
[05/03 10:57:58   2002s] 2020/05/03 10:57:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:58   2002s] 2020/05/03 10:57:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:58   2002s] ... 132 markers are saved ...
[05/03 10:57:58   2002s] ... 132 geometry drc markers are saved ...
[05/03 10:57:58   2002s] ... 0 antenna drc markers are saved ...
[05/03 10:57:58   2002s] % Begin Save routing data ... (date=05/03 10:57:58, mem=1697.0M)
[05/03 10:57:58   2002s] Saving route file ...
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:59   2002s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2438.8M) ***
[05/03 10:57:59   2002s] % End Save routing data ... (date=05/03 10:57:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1698.0M, current mem=1698.0M)
[05/03 10:57:59   2002s] Saving Def ...
[05/03 10:57:59   2002s] Writing DEF file 'clb_tile_FINAL/clb_tile.def.gz', current time is Sun May  3 10:57:59 2020 ...
[05/03 10:57:59   2002s] unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:59   2002s] DEF file 'clb_tile_FINAL/clb_tile.def.gz' is written, current time is Sun May  3 10:57:59 2020 ...
[05/03 10:57:59   2002s] Saving floorplan file in separate thread ...
[05/03 10:57:59   2002s] Saving PG Conn file in separate thread ...
[05/03 10:57:59   2002s] Saving placement file in separate thread ...
[05/03 10:57:59   2002s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:57:59   2002s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2454.9M) ***
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:57:59   2002s] 2020/05/03 10:57:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:57:59   2002s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:59   2002s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:59   2002s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:57:59   2002s] Saving property file clb_tile_FINAL/clb_tile.prop
[05/03 10:57:59   2002s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2454.9M) ***
[05/03 10:57:59   2002s] #Saving pin access data to file clb_tile_FINAL/clb_tile.apa ...
[05/03 10:57:59   2002s] #
[05/03 10:57:59   2002s] % Begin Save power constraints data ... (date=05/03 10:57:59, mem=1700.0M)
[05/03 10:57:59   2002s] % End Save power constraints data ... (date=05/03 10:57:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1700.0M, current mem=1700.0M)
[05/03 10:57:59   2002s] Saving preRoute extracted patterns in file 'clb_tile_FINAL/clb_tile.techData.gz' ...
[05/03 10:57:59   2002s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:57:59   2002s] Saving CPF database ...
[05/03 10:57:59   2002s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/03 10:58:01   2003s] Generated self-contained design clb_tile_FINAL
[05/03 10:58:01   2003s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:58:01   2003s] #% End write_db save design ... (date=05/03 10:58:01, total cpu=0:00:02.1, real=0:00:04.0, peak res=1700.0M, current mem=1698.1M)
[05/03 10:58:01   2003s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] @file(par.tcl) 193: puts "set_db write_stream_virtual_connection false" 
[05/03 10:58:01   2003s] set_db write_stream_virtual_connection false
[05/03 10:58:01   2003s] @file(par.tcl) 194: set_db write_stream_virtual_connection false
[05/03 10:58:01   2003s] @file(par.tcl) 195: puts "write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.lvs.v -top_module_first -top_module clb_tile -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } " 
[05/03 10:58:01   2003s] write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.lvs.v -top_module_first -top_module clb_tile -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
[05/03 10:58:01   2003s] @file(par.tcl) 196: write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.lvs.v -top_module_first -top_module clb_tile -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
[05/03 10:58:01   2003s] Writing Netlist "/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.lvs.v" ...
[05/03 10:58:01   2003s] **WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
[05/03 10:58:01   2003s] Pwr name (VDD).
[05/03 10:58:01   2003s] Gnd name (VSS).
[05/03 10:58:01   2003s] 1 Pwr names and 1 Gnd names.
[05/03 10:58:01   2003s] **WARN: (IMPVL-531):	None of the instances inside cell/module 'cbox_clb_x0y0s' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
[05/03 10:58:01   2003s] **WARN: (IMPVL-531):	None of the instances inside cell/module 'cbox_clb_x0y0n' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
[05/03 10:58:01   2003s] **WARN: (IMPVL-531):	None of the instances inside cell/module 'cbox_clb_x0y0e' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
[05/03 10:58:01   2003s] @file(par.tcl) 197: puts "write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.sim.v -top_module_first -top_module clb_tile -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } " 
[05/03 10:58:01   2003s] write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.sim.v -top_module_first -top_module clb_tile -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
[05/03 10:58:01   2003s] @file(par.tcl) 198: write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.sim.v -top_module_first -top_module clb_tile -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
[05/03 10:58:01   2003s] Writing Netlist "/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.sim.v" ...
[05/03 10:58:01   2003s] @file(par.tcl) 199: puts "write_stream -mode ALL -map_file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds } /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds" 
[05/03 10:58:01   2003s] write_stream -mode ALL -map_file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds } /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds
[05/03 10:58:01   2003s] @file(par.tcl) 200: write_stream -mode ALL -map_file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds } /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds
[05/03 10:58:01   2003s] Finding the highest version number among the merge files
[05/03 10:58:01   2003s] Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has version number: 600
[05/03 10:58:01   2003s] Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has version number: 600
[05/03 10:58:01   2003s] Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has version number: 600
[05/03 10:58:01   2003s] Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has version number: 600
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Parse map file...
[05/03 10:58:01   2003s] Writing GDSII file ...
[05/03 10:58:01   2003s] 	****** db unit per micron = 4000 ******
[05/03 10:58:01   2003s] 	****** output gds2 file unit per micron = 4000 ******
[05/03 10:58:01   2003s] 	****** unit scaling factor = 1 ******
[05/03 10:58:01   2003s] Output for instance
[05/03 10:58:01   2003s] Output for bump
[05/03 10:58:01   2003s] Output for physical terminals
[05/03 10:58:01   2003s] Output for logical terminals
[05/03 10:58:01   2003s] Output for regular nets
[05/03 10:58:01   2003s] Output for special nets and metal fills
[05/03 10:58:01   2003s] Output for via structure generation
[05/03 10:58:01   2003s] Statistics for GDS generated (version 600)
[05/03 10:58:01   2003s] ----------------------------------------
[05/03 10:58:01   2003s] Stream Out Layer Mapping Information:
[05/03 10:58:01   2003s] GDS Layer Number          GDS Layer Name
[05/03 10:58:01   2003s] ----------------------------------------
[05/03 10:58:01   2003s]     101                             COMP
[05/03 10:58:01   2003s]     235                          DIEAREA
[05/03 10:58:01   2003s]     18                                V0
[05/03 10:58:01   2003s]     19                                M1
[05/03 10:58:01   2003s]     21                                V1
[05/03 10:58:01   2003s]     20                                M2
[05/03 10:58:01   2003s]     25                                V2
[05/03 10:58:01   2003s]     30                                M3
[05/03 10:58:01   2003s]     35                                V3
[05/03 10:58:01   2003s]     40                                M4
[05/03 10:58:01   2003s]     45                                V4
[05/03 10:58:01   2003s]     50                                M5
[05/03 10:58:01   2003s]     55                                V5
[05/03 10:58:01   2003s]     60                                M6
[05/03 10:58:01   2003s]     65                                V6
[05/03 10:58:01   2003s]     70                                M7
[05/03 10:58:01   2003s]     75                                V7
[05/03 10:58:01   2003s]     80                                M8
[05/03 10:58:01   2003s]     85                                V8
[05/03 10:58:01   2003s]     90                                M9
[05/03 10:58:01   2003s]     95                                V9
[05/03 10:58:01   2003s]     19                                M1
[05/03 10:58:01   2003s]     20                                M2
[05/03 10:58:01   2003s]     30                                M3
[05/03 10:58:01   2003s]     40                                M4
[05/03 10:58:01   2003s]     50                                M5
[05/03 10:58:01   2003s]     60                                M6
[05/03 10:58:01   2003s]     70                                M7
[05/03 10:58:01   2003s]     80                                M8
[05/03 10:58:01   2003s]     90                                M9
[05/03 10:58:01   2003s]     95                               Pad
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Stream Out Information Processed for GDS version 600:
[05/03 10:58:01   2003s] Units: 4000 DBU
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Object                             Count
[05/03 10:58:01   2003s] ----------------------------------------
[05/03 10:58:01   2003s] Instances                          19529
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Ports/Pins                           513
[05/03 10:58:01   2003s]     metal layer M1                   139
[05/03 10:58:01   2003s]     metal layer M4                    70
[05/03 10:58:01   2003s]     metal layer M5                    44
[05/03 10:58:01   2003s]     metal layer M6                    50
[05/03 10:58:01   2003s]     metal layer M7                    36
[05/03 10:58:01   2003s]     metal layer M9                   174
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Nets                               54069
[05/03 10:58:01   2003s]     metal layer M2                 30957
[05/03 10:58:01   2003s]     metal layer M3                 19208
[05/03 10:58:01   2003s]     metal layer M4                  3169
[05/03 10:58:01   2003s]     metal layer M5                   550
[05/03 10:58:01   2003s]     metal layer M6                   133
[05/03 10:58:01   2003s]     metal layer M7                    52
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s]     Via Instances                  61705
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Special Nets                         327
[05/03 10:58:01   2003s]     metal layer M1                   139
[05/03 10:58:01   2003s]     metal layer M3                    10
[05/03 10:58:01   2003s]     metal layer M4                     6
[05/03 10:58:01   2003s]     metal layer M5                     8
[05/03 10:58:01   2003s]     metal layer M6                     6
[05/03 10:58:01   2003s]     metal layer M7                     6
[05/03 10:58:01   2003s]     metal layer M8                    65
[05/03 10:58:01   2003s]     metal layer M9                    87
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s]     Via Instances                   4509
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Metal Fills                            0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s]     Via Instances                      0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Metal FillOPCs                         0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s]     Via Instances                      0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Metal FillDRCs                         0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s]     Via Instances                      0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Text                                 521
[05/03 10:58:01   2003s]     metal layer M1                   146
[05/03 10:58:01   2003s]     metal layer M2                     1
[05/03 10:58:01   2003s]     metal layer M4                    70
[05/03 10:58:01   2003s]     metal layer M5                    44
[05/03 10:58:01   2003s]     metal layer M6                    50
[05/03 10:58:01   2003s]     metal layer M7                    36
[05/03 10:58:01   2003s]     metal layer M9                   174
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Blockages                              0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Custom Text                            0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Custom Box                             0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Trim Metal                             0
[05/03 10:58:01   2003s] 
[05/03 10:58:01   2003s] Merging with GDS libraries
[05/03 10:58:01   2003s] Scanning GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds to register cell name ......
[05/03 10:58:01   2003s] Scanning GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds to register cell name ......
[05/03 10:58:01   2004s] Scanning GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds to register cell name ......
[05/03 10:58:01   2004s] Scanning GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds to register cell name ......
[05/03 10:58:02   2004s] Merging GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds ......
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has version number: 600.
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has units: 1000 per micron.
[05/03 10:58:02   2004s] 	****** unit scaling factor = 4 ******
[05/03 10:58:02   2004s] Merging GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds ......
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has version number: 600.
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has units: 1000 per micron.
[05/03 10:58:02   2004s] 	****** unit scaling factor = 4 ******
[05/03 10:58:02   2004s] Merging GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds ......
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has version number: 600.
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has units: 1000 per micron.
[05/03 10:58:02   2004s] 	****** unit scaling factor = 4 ******
[05/03 10:58:02   2004s] Merging GDS file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds ......
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has version number: 600.
[05/03 10:58:02   2004s] 	****** Merge file: /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has units: 1000 per micron.
[05/03 10:58:02   2004s] 	****** unit scaling factor = 4 ******
[05/03 10:58:02   2004s] ######Streamout is finished!
[05/03 10:58:02   2004s] @file(par.tcl) 201: puts "write_sdf /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.par.sdf" 
[05/03 10:58:02   2004s] write_sdf /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.par.sdf
[05/03 10:58:02   2004s] @file(par.tcl) 202: write_sdf /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.par.sdf
[05/03 10:58:02   2004s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/03 10:58:02   2004s] Starting SI iteration 1 using Infinite Timing Windows
[05/03 10:58:02   2004s] Begin IPO call back ...
[05/03 10:58:02   2005s] End IPO call back ...
[05/03 10:58:03   2005s] #################################################################################
[05/03 10:58:03   2005s] # Design Stage: PostRoute
[05/03 10:58:03   2005s] # Design Name: clb_tile
[05/03 10:58:03   2005s] # Design Mode: 7nm
[05/03 10:58:03   2005s] # Analysis Mode: MMMC OCV 
[05/03 10:58:03   2005s] # Parasitics Mode: SPEF/RCDB
[05/03 10:58:03   2005s] # Signoff Settings: SI On 
[05/03 10:58:03   2005s] #################################################################################
[05/03 10:58:03   2006s] Topological Sorting (REAL = 0:00:00.0, MEM = 2396.3M, InitMEM = 2388.3M)
[05/03 10:58:03   2006s] Setting infinite Tws ...
[05/03 10:58:03   2006s] First Iteration Infinite Tw... 
[05/03 10:58:03   2006s] Calculate early delays in OCV mode...
[05/03 10:58:03   2006s] Calculate late delays in OCV mode...
[05/03 10:58:03   2006s] Calculate late delays in OCV mode...
[05/03 10:58:03   2006s] Calculate early delays in OCV mode...
[05/03 10:58:03   2006s] Start delay calculation (fullDC) (12 T). (MEM=2396.28)
[05/03 10:58:03   2006s] End AAE Lib Interpolated Model. (MEM=2412.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:58:04   2009s] Total number of fetched objects 9486
[05/03 10:58:04   2009s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:04   2009s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:58:04   2012s] Total number of fetched objects 9486
[05/03 10:58:04   2012s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:04   2012s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:58:04   2014s] Total number of fetched objects 9486
[05/03 10:58:04   2014s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:04   2014s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:58:05   2016s] Total number of fetched objects 9486
[05/03 10:58:05   2016s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:05   2016s] AAE_INFO-618: Total number of nets in the design is 9674,  98.0 percent of the nets selected for SI analysis
[05/03 10:58:05   2016s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:58:05   2017s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:58:05   2017s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/03 10:58:05   2017s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/03 10:58:05   2017s] End delay calculation. (MEM=2899.03 CPU=0:00:09.8 REAL=0:00:02.0)
[05/03 10:58:05   2017s] End delay calculation (fullDC). (MEM=2899.03 CPU=0:00:10.7 REAL=0:00:02.0)
[05/03 10:58:05   2017s] *** CDM Built up (cpu=0:00:11.8  real=0:00:02.0  mem= 2899.0M) ***
[05/03 10:58:05   2018s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2867.0M)
[05/03 10:58:05   2018s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/03 10:58:05   2019s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2899.0M)
[05/03 10:58:05   2019s] Starting SI iteration 2
[05/03 10:58:05   2019s] Calculate early delays in OCV mode...
[05/03 10:58:05   2019s] Calculate late delays in OCV mode...
[05/03 10:58:05   2019s] Calculate late delays in OCV mode...
[05/03 10:58:05   2019s] Calculate early delays in OCV mode...
[05/03 10:58:05   2019s] Start delay calculation (fullDC) (12 T). (MEM=2428.1)
[05/03 10:58:05   2019s] End AAE Lib Interpolated Model. (MEM=2428.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 10:58:05   2019s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/03 10:58:05   2019s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:58:05   2019s] Total number of fetched objects 9486
[05/03 10:58:05   2019s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:05   2019s] AAE_INFO-618: Total number of nets in the design is 9674,  1.9 percent of the nets selected for SI analysis
[05/03 10:58:06   2020s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/03 10:58:06   2020s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
[05/03 10:58:06   2020s] Total number of fetched objects 9486
[05/03 10:58:06   2020s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 10:58:06   2020s] AAE_INFO-618: Total number of nets in the design is 9674,  12.8 percent of the nets selected for SI analysis
[05/03 10:58:06   2020s] End delay calculation. (MEM=2853.97 CPU=0:00:01.0 REAL=0:00:01.0)
[05/03 10:58:06   2020s] End delay calculation (fullDC). (MEM=2853.97 CPU=0:00:01.1 REAL=0:00:01.0)
[05/03 10:58:06   2020s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2854.0M) ***
[05/03 10:58:06   2021s] @file(par.tcl) 203: puts "write_db pre_scale_final_gds" 
[05/03 10:58:06   2021s] write_db pre_scale_final_gds
[05/03 10:58:06   2021s] @file(par.tcl) 204: write_db pre_scale_final_gds
[05/03 10:58:06   2021s] #% Begin write_db save design ... (date=05/03 10:58:06, mem=1687.8M)
[05/03 10:58:06   2021s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:58:06   2021s] The in-memory database contained RC information but was not saved. To save 
[05/03 10:58:06   2021s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 10:58:06   2021s] so it should only be saved when it is really desired.
[05/03 10:58:06   2021s] % Begin Save ccopt configuration ... (date=05/03 10:58:06, mem=1687.8M)
[05/03 10:58:06   2021s] % End Save ccopt configuration ... (date=05/03 10:58:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1687.9M, current mem=1687.9M)
[05/03 10:58:06   2021s] % Begin Save netlist data ... (date=05/03 10:58:06, mem=1687.9M)
[05/03 10:58:06   2021s] Writing Binary DB to pre_scale_final_gds/clb_tile.v.bin in multi-threaded mode...
[05/03 10:58:06   2022s] % End Save netlist data ... (date=05/03 10:58:06, total cpu=0:00:00.4, real=0:00:00.0, peak res=1687.9M, current mem=1469.4M)
[05/03 10:58:06   2022s] Saving symbol-table file in separate thread ...
[05/03 10:58:06   2022s] Saving congestion map file in separate thread ...
[05/03 10:58:06   2022s] Saving congestion map file pre_scale_final_gds/clb_tile.route.congmap.gz ...
[05/03 10:58:06   2022s] % Begin Save AAE data ... (date=05/03 10:58:06, mem=1469.6M)
[05/03 10:58:06   2022s] Saving AAE Data ...
[05/03 10:58:06   2022s] % End Save AAE data ... (date=05/03 10:58:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1469.6M, current mem=1469.6M)
[05/03 10:58:06   2022s] 2020/05/03 10:58:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:06   2022s] 2020/05/03 10:58:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:06   2022s] 2020/05/03 10:58:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:06   2022s] 2020/05/03 10:58:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:06   2022s] % Begin Save clock tree data ... (date=05/03 10:58:06, mem=1513.6M)
[05/03 10:58:06   2022s] % End Save clock tree data ... (date=05/03 10:58:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.6M, current mem=1513.6M)
[05/03 10:58:06   2022s] Saving preference file pre_scale_final_gds/gui.pref.tcl ...
[05/03 10:58:07   2022s] Saving mode setting ...
[05/03 10:58:07   2022s] Saving root attributes to be loaded post write_db ...
[05/03 10:58:07   2022s] Saving global file ...
[05/03 10:58:07   2022s] Saving root attributes to be loaded previous write_db ...
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:07   2022s] Saving Drc markers ...
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:07   2022s] ... 132 markers are saved ...
[05/03 10:58:07   2022s] ... 132 geometry drc markers are saved ...
[05/03 10:58:07   2022s] ... 0 antenna drc markers are saved ...
[05/03 10:58:07   2022s] % Begin Save routing data ... (date=05/03 10:58:07, mem=1514.0M)
[05/03 10:58:07   2022s] Saving route file ...
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:07   2022s] 2020/05/03 10:58:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:07   2023s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2324.4M) ***
[05/03 10:58:07   2023s] % End Save routing data ... (date=05/03 10:58:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1515.0M, current mem=1515.0M)
[05/03 10:58:07   2023s] Saving floorplan file in separate thread ...
[05/03 10:58:07   2023s] Saving PG Conn file in separate thread ...
[05/03 10:58:07   2023s] Saving placement file in separate thread ...
[05/03 10:58:07   2023s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:58:07   2023s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2332.4M) ***
[05/03 10:58:07   2023s] 2020/05/03 10:58:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:07   2023s] 2020/05/03 10:58:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:07   2023s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:07   2023s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:07   2023s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:07   2023s] Saving property file pre_scale_final_gds/clb_tile.prop
[05/03 10:58:07   2023s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2340.4M) ***
[05/03 10:58:07   2023s] #Saving pin access data to file pre_scale_final_gds/clb_tile.apa ...
[05/03 10:58:07   2023s] #
[05/03 10:58:07   2023s] % Begin Save power constraints data ... (date=05/03 10:58:07, mem=1516.0M)
[05/03 10:58:08   2023s] % End Save power constraints data ... (date=05/03 10:58:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=1516.0M, current mem=1516.0M)
[05/03 10:58:08   2023s] Saving preRoute extracted patterns in file 'pre_scale_final_gds/clb_tile.techData.gz' ...
[05/03 10:58:08   2023s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:58:08   2023s] Saving CPF database ...
[05/03 10:58:08   2023s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:58:09   2023s] Generated self-contained design pre_scale_final_gds
[05/03 10:58:09   2023s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:58:09   2023s] #% End write_db save design ... (date=05/03 10:58:09, total cpu=0:00:02.2, real=0:00:03.0, peak res=1687.9M, current mem=1506.5M)
[05/03 10:58:09   2023s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] @file(par.tcl) 205: puts "ln -sfn pre_scale_final_gds latest" 
[05/03 10:58:09   2023s] ln -sfn pre_scale_final_gds latest
[05/03 10:58:09   2023s] @file(par.tcl) 206: ln -sfn pre_scale_final_gds latest
[05/03 10:58:09   2023s] @file(par.tcl) 209: set fp [open "/scratch/cs199-ccz/ee241bS20/build/par-rundir/gds_scale.py" "w"]
[05/03 10:58:09   2023s] @file(par.tcl) 210: puts -nonewline $fp "#!/usr/bin/python3
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] # Scale the final GDS by a factor of 4
[05/03 10:58:09   2023s] # This is a tech hook that should be inserted post write_design
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] import sys
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] try:
[05/03 10:58:09   2023s]     import gdspy
[05/03 10:58:09   2023s]     print('Scaling down place & routed GDS')
[05/03 10:58:09   2023s] except ImportError:
[05/03 10:58:09   2023s]     print('Check your gdspy installation!')
[05/03 10:58:09   2023s]     sys.exit()
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] # load the standard cell list from the gds folder and lop off '_SL' from end
[05/03 10:58:09   2023s] cell_list = \[line.strip()\[:-3\] for line in open('/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/cell_list.txt', 'r')\]
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] # Need to remove blk layer from any macros, else LVS rule deck interprets it as a polygon
[05/03 10:58:09   2023s] blockage_datatype = 4
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] # load original_gds
[05/03 10:58:09   2023s] gds_lib = gdspy.GdsLibrary().read_gds(infile='/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds', units='import')
[05/03 10:58:09   2023s] # Iterate through cells that aren't part of standard cell library and scale
[05/03 10:58:09   2023s] for k,v in gds_lib.cell_dict.items():
[05/03 10:58:09   2023s]     if not any(cell in k for cell in cell_list):
[05/03 10:58:09   2023s]         print('Scaling down ' + k)
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s]         # Need to remove 'blk' layer from any macros, else LVS rule deck interprets it as a polygon
[05/03 10:58:09   2023s]         # This has a layer datatype of 4
[05/03 10:58:09   2023s]         # Then scale down the polygon
[05/03 10:58:09   2023s]         v.polygons = \[poly.scale(0.25) for poly in v.polygons if not 4 in poly.datatypes\]
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s]         # Scale paths
[05/03 10:58:09   2023s]         for path in v.paths:
[05/03 10:58:09   2023s]             path.scale(0.25)
[05/03 10:58:09   2023s]             # gdspy bug: we also need to scale custom path extensions
[05/03 10:58:09   2023s]             # Will be fixed by gdspy/pull#101 in next release
[05/03 10:58:09   2023s]             for i, end in enumerate(path.ends):
[05/03 10:58:09   2023s]                 if isinstance(end, tuple):
[05/03 10:58:09   2023s]                     path.ends\[i\] = tuple(\[e*0.25 for e in end\])
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s]         # Scale and move labels
[05/03 10:58:09   2023s]         for label in v.labels:
[05/03 10:58:09   2023s]             # Bug fix for some EDA tools that didn't set MAG field in gds file
[05/03 10:58:09   2023s]             # Maybe this is expected behavior in ASAP7 PDK
[05/03 10:58:09   2023s]             # In gdspy/__init__.py: `kwargs\['magnification'\] = record\[1\]\[0\]`
[05/03 10:58:09   2023s]             label.magnification = 0.25
[05/03 10:58:09   2023s]             label.translate(-label.position\[0\]*0.75, -label.position\[1\]*0.75)
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s]         # Scale and move references
[05/03 10:58:09   2023s]         for ref in v.references:
[05/03 10:58:09   2023s]             ref.magnification = 0.25
[05/03 10:58:09   2023s]             ref.translate(-ref.origin\[0\]*0.75, -ref.origin\[1\]*0.75)
[05/03 10:58:09   2023s]             ref.magnification = 1
[05/03 10:58:09   2023s] 
[05/03 10:58:09   2023s] # Overwrite original GDS file
[05/03 10:58:09   2023s] gds_lib.write_gds('/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds')
[05/03 10:58:09   2023s]         "
[05/03 10:58:09   2023s] @file(par.tcl) 268: close $fp
[05/03 10:58:09   2023s] @file(par.tcl) 271: set env(LD_LIBRARY_PATH) [join [lsearch -not -all -inline [split $env(LD_LIBRARY_PATH) ":"] "*INNOVUS*"] ":"]
[05/03 10:58:09   2023s] @file(par.tcl) 272: python3 /scratch/cs199-ccz/ee241bS20/build/par-rundir/gds_scale.py
[05/03 10:58:35   2023s] /scratch/cs199-ccz/ee241bS20/build/par-rundir/gds_scale.py:22: UserWarning: [GDSPY] Record type BOX (2D) is not supported.
[05/03 10:58:35   2023s]   gds_lib = gdspy.GdsLibrary().read_gds(infile='/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds', units='import')
[05/03 10:58:35   2023s] /scratch/cs199-ccz/ee241bS20/build/par-rundir/gds_scale.py:22: UserWarning: [GDSPY] Record type BOXTYPE (2E) is not supported.
[05/03 10:58:35   2023s]   gds_lib = gdspy.GdsLibrary().read_gds(infile='/scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.gds', units='import')
[05/03 10:58:35   2023s] Scaling down place & routed GDS
[05/03 10:58:35   2023s] Scaling down clb_tile
[05/03 10:58:35   2023s] Scaling down VIA12
[05/03 10:58:35   2023s] Scaling down VIA23
[05/03 10:58:35   2023s] Scaling down VIA34
[05/03 10:58:35   2023s] Scaling down VIA45
[05/03 10:58:35   2023s] Scaling down VIA56
[05/03 10:58:35   2023s] Scaling down VIA67
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA0
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA1
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA2
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA3
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA4
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA5
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA6
[05/03 10:58:35   2023s] Scaling down clb_tile_VIA7
[05/03 10:58:36   2023s] @file(par.tcl) 274: puts "write_db post_scale_final_gds" 
[05/03 10:58:36   2023s] write_db post_scale_final_gds
[05/03 10:58:36   2023s] @file(par.tcl) 275: write_db post_scale_final_gds
[05/03 10:58:36   2023s] #% Begin write_db save design ... (date=05/03 10:58:36, mem=1506.5M)
[05/03 10:58:36   2023s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:58:36   2023s] The in-memory database contained RC information but was not saved. To save 
[05/03 10:58:36   2023s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/03 10:58:36   2023s] so it should only be saved when it is really desired.
[05/03 10:58:36   2023s] % Begin Save ccopt configuration ... (date=05/03 10:58:36, mem=1506.5M)
[05/03 10:58:36   2023s] % End Save ccopt configuration ... (date=05/03 10:58:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1506.6M, current mem=1506.6M)
[05/03 10:58:36   2023s] % Begin Save netlist data ... (date=05/03 10:58:36, mem=1506.6M)
[05/03 10:58:36   2023s] Writing Binary DB to post_scale_final_gds/clb_tile.v.bin in multi-threaded mode...
[05/03 10:58:36   2024s] % End Save netlist data ... (date=05/03 10:58:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1508.2M, current mem=1508.2M)
[05/03 10:58:36   2024s] Saving symbol-table file in separate thread ...
[05/03 10:58:36   2024s] Saving congestion map file in separate thread ...
[05/03 10:58:36   2024s] Saving congestion map file post_scale_final_gds/clb_tile.route.congmap.gz ...
[05/03 10:58:36   2024s] % Begin Save AAE data ... (date=05/03 10:58:36, mem=1508.2M)
[05/03 10:58:36   2024s] Saving AAE Data ...
[05/03 10:58:36   2024s] % End Save AAE data ... (date=05/03 10:58:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.2M, current mem=1508.2M)
[05/03 10:58:36   2024s] 2020/05/03 10:58:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:36   2024s] 2020/05/03 10:58:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:36   2024s] 2020/05/03 10:58:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:36   2024s] 2020/05/03 10:58:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:36   2024s] % Begin Save clock tree data ... (date=05/03 10:58:36, mem=1508.2M)
[05/03 10:58:36   2024s] % End Save clock tree data ... (date=05/03 10:58:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.2M, current mem=1508.2M)
[05/03 10:58:36   2024s] Saving preference file post_scale_final_gds/gui.pref.tcl ...
[05/03 10:58:36   2024s] Saving mode setting ...
[05/03 10:58:36   2024s] Saving root attributes to be loaded post write_db ...
[05/03 10:58:37   2024s] Saving global file ...
[05/03 10:58:37   2024s] Saving root attributes to be loaded previous write_db ...
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:37   2024s] Saving Drc markers ...
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:37   2024s] ... 132 markers are saved ...
[05/03 10:58:37   2024s] ... 132 geometry drc markers are saved ...
[05/03 10:58:37   2024s] ... 0 antenna drc markers are saved ...
[05/03 10:58:37   2024s] % Begin Save routing data ... (date=05/03 10:58:37, mem=1508.6M)
[05/03 10:58:37   2024s] Saving route file ...
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:37   2024s] 2020/05/03 10:58:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:37   2025s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2365.4M) ***
[05/03 10:58:37   2025s] % End Save routing data ... (date=05/03 10:58:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1509.6M, current mem=1509.6M)
[05/03 10:58:37   2025s] Saving floorplan file in separate thread ...
[05/03 10:58:37   2025s] Saving PG Conn file in separate thread ...
[05/03 10:58:37   2025s] Saving placement file in separate thread ...
[05/03 10:58:37   2025s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/03 10:58:37   2025s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2397.4M) ***
[05/03 10:58:37   2025s] 2020/05/03 10:58:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 10:58:37   2025s] 2020/05/03 10:58:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 10:58:37   2025s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:37   2025s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:37   2025s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/03 10:58:37   2025s] Saving property file post_scale_final_gds/clb_tile.prop
[05/03 10:58:37   2025s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2381.4M) ***
[05/03 10:58:37   2025s] #Saving pin access data to file post_scale_final_gds/clb_tile.apa ...
[05/03 10:58:37   2025s] #
[05/03 10:58:37   2025s] % Begin Save power constraints data ... (date=05/03 10:58:37, mem=1511.1M)
[05/03 10:58:37   2025s] % End Save power constraints data ... (date=05/03 10:58:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1511.1M, current mem=1511.1M)
[05/03 10:58:37   2025s] Saving preRoute extracted patterns in file 'post_scale_final_gds/clb_tile.techData.gz' ...
[05/03 10:58:37   2025s] Saving preRoute extraction data in directory 'extraction' ...
[05/03 10:58:37   2025s] Saving CPF database ...
[05/03 10:58:37   2025s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/03 10:58:39   2025s] Generated self-contained design post_scale_final_gds
[05/03 10:58:39   2025s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 10:58:39   2025s] #% End write_db save design ... (date=05/03 10:58:39, total cpu=0:00:02.0, real=0:00:03.0, peak res=1511.1M, current mem=1508.4M)
[05/03 10:58:39   2025s] *** Message Summary: 0 warning(s), 0 error(s)
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] @file(par.tcl) 276: puts "ln -sfn post_scale_final_gds latest" 
[05/03 10:58:39   2025s] ln -sfn post_scale_final_gds latest
[05/03 10:58:39   2025s] @file(par.tcl) 277: ln -sfn post_scale_final_gds latest
[05/03 10:58:39   2025s] @file(par.tcl) 278: puts "exit" 
[05/03 10:58:39   2025s] exit
[05/03 10:58:39   2025s] @file(par.tcl) 279: exit
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] --------------------------------------------------------------------------------
[05/03 10:58:39   2025s] Exiting Innovus on Sun May  3 10:58:39 2020
[05/03 10:58:39   2025s]   Total CPU time:     0:34:53
[05/03 10:58:39   2025s]   Total real time:    0:12:40
[05/03 10:58:39   2025s]   Peak memory (main): 1974.05MB
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] *** Memory Usage v#1 (Current mem = 2345.406M, initial mem = 259.492M) ***
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] *** Summary of all messages that are not suppressed in this session:
[05/03 10:58:39   2025s] Severity  ID               Count  Summary                                  
[05/03 10:58:39   2025s] WARNING   IMPLF-45           784  Macro '%s' has no SITE statement and it ...
[05/03 10:58:39   2025s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/03 10:58:39   2025s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[05/03 10:58:39   2025s] ERROR     IMPPTN-1900          6  Number of selected pins should be greate...
[05/03 10:58:39   2025s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/03 10:58:39   2025s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/03 10:58:39   2025s] WARNING   IMPVL-531            3  None of the instances inside cell/module...
[05/03 10:58:39   2025s] WARNING   IMPVL-535            1  -topModuleFirst is not supported for sav...
[05/03 10:58:39   2025s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[05/03 10:58:39   2025s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/03 10:58:39   2025s] WARNING   IMPPP-133         1380  The block boundary of instance '%s' was ...
[05/03 10:58:39   2025s] WARNING   IMPPP-4063           7  Multi-CPU is set to %d in add_stripes au...
[05/03 10:58:39   2025s] WARNING   IMPPP-358           28  The %s edge of the area you specified is...
[05/03 10:58:39   2025s] WARNING   IMPPP-2030           5  Layer %s allows on grid right way wires ...
[05/03 10:58:39   2025s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[05/03 10:58:39   2025s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/03 10:58:39   2025s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[05/03 10:58:39   2025s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[05/03 10:58:39   2025s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[05/03 10:58:39   2025s] WARNING   IMPOPT-665          12  %s : Net has unplaced terms or is connec...
[05/03 10:58:39   2025s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/03 10:58:39   2025s] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[05/03 10:58:39   2025s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/03 10:58:39   2025s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/03 10:58:39   2025s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/03 10:58:39   2025s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/03 10:58:39   2025s] WARNING   SDF-808              1  The software is currently operating in a...
[05/03 10:58:39   2025s] WARNING   TCLCMD-958           4  Previously defined source objects for cl...
[05/03 10:58:39   2025s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/03 10:58:39   2025s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/03 10:58:39   2025s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[05/03 10:58:39   2025s] *** Message Summary: 2291 warning(s), 7 error(s)
[05/03 10:58:39   2025s] 
[05/03 10:58:39   2025s] --- Ending "Innovus" (totcpu=0:33:46, real=0:12:38, mem=2345.4M) ---
