<profile>

<section name = "Vivado HLS Report for 'operator_int_div9'" level="0">
<item name = "Date">Fri Aug 31 16:36:56 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_int_div</item>
<item name = "Solution">div9</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50, 2.232, 0.31</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">47, 47, 47, 47, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div9_chunk_fu_98">lut_div9_chunk, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 14, 39</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 249</column>
<column name="Register">-, -, 99, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div9_chunk_fu_98">lut_div9_chunk, 0, 0, 14, 39</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">149, 33, 1, 33</column>
<column name="grp_lut_div9_chunk_fu_98_d_V">85, 17, 2, 34</column>
<column name="grp_lut_div9_chunk_fu_98_r_in_V">15, 3, 4, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="d_chunk_V_10_reg_356">2, 0, 2, 0</column>
<column name="d_chunk_V_11_reg_361">2, 0, 2, 0</column>
<column name="d_chunk_V_12_reg_366">2, 0, 2, 0</column>
<column name="d_chunk_V_13_reg_371">2, 0, 2, 0</column>
<column name="d_chunk_V_14_reg_376">2, 0, 2, 0</column>
<column name="d_chunk_V_15_reg_381">2, 0, 2, 0</column>
<column name="d_chunk_V_1_reg_311">2, 0, 2, 0</column>
<column name="d_chunk_V_2_reg_316">2, 0, 2, 0</column>
<column name="d_chunk_V_3_reg_321">2, 0, 2, 0</column>
<column name="d_chunk_V_4_reg_326">2, 0, 2, 0</column>
<column name="d_chunk_V_5_reg_331">2, 0, 2, 0</column>
<column name="d_chunk_V_6_reg_336">2, 0, 2, 0</column>
<column name="d_chunk_V_7_reg_341">2, 0, 2, 0</column>
<column name="d_chunk_V_8_reg_346">2, 0, 2, 0</column>
<column name="d_chunk_V_9_reg_351">2, 0, 2, 0</column>
<column name="d_chunk_V_reg_306">2, 0, 2, 0</column>
<column name="grp_lut_div9_chunk_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="q_chunk_V_10_reg_436">2, 0, 2, 0</column>
<column name="q_chunk_V_11_reg_441">2, 0, 2, 0</column>
<column name="q_chunk_V_12_reg_446">2, 0, 2, 0</column>
<column name="q_chunk_V_13_reg_451">2, 0, 2, 0</column>
<column name="q_chunk_V_14_reg_456">2, 0, 2, 0</column>
<column name="q_chunk_V_1_reg_391">2, 0, 2, 0</column>
<column name="q_chunk_V_2_reg_396">2, 0, 2, 0</column>
<column name="q_chunk_V_3_reg_401">2, 0, 2, 0</column>
<column name="q_chunk_V_4_reg_406">2, 0, 2, 0</column>
<column name="q_chunk_V_5_reg_411">2, 0, 2, 0</column>
<column name="q_chunk_V_6_reg_416">2, 0, 2, 0</column>
<column name="q_chunk_V_7_reg_421">2, 0, 2, 0</column>
<column name="q_chunk_V_8_reg_426">2, 0, 2, 0</column>
<column name="q_chunk_V_9_reg_431">2, 0, 2, 0</column>
<column name="q_chunk_V_reg_386">2, 0, 2, 0</column>
<column name="reg_125">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, operator_int_div9, return value</column>
<column name="in_r">in, 32, ap_none, in_r, scalar</column>
</table>
</item>
</section>
</profile>
