// Seed: 1521334210
module module_0 (
    input wire id_0
);
  id_2 :
  assert property (@(posedge -1) -1) id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
);
  assign id_0 = 1;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  assign id_2 = id_3;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply0 id_3, id_5;
  supply1 id_6 = 1;
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2()
  );
  wire id_9;
  parameter id_10 = 1 * id_4;
  module_2 modCall_1 (
      id_3,
      id_10
  );
  assign id_6 = -1;
  localparam id_11 = 1 == id_5;
  initial id_5 = id_7;
  wire id_12;
  wire id_13, id_14;
endmodule
