# aclk {FREQ_HZ 1.99998e+08 CLK_DOMAIN base_processing_system7_0_0_FCLK_CLK3 PHASE 0.000}
# Clock Domain: base_processing_system7_0_0_FCLK_CLK3
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
