removed before
removed before
removed before
removed before
[INFO]: Sourcing default flow variables from syn/scripts/default_config.sh ... 
[INFO]: Sourcing user synthesis configuration file syn/templates/config.sh ... 
[INFO]: Creating sandbox nvdla_syn_20180706_1615 ... 
[INFO]: Copying flow source code into nvdla_syn_20180706_1615/scripts/ ...
[INFO]: Searching for RTL with extension: .v .sv .gv 
[INFO]: Searching for INCLUDE files with extension: .vh .svh 
[INFO]: Copied all RTL and include files into nvdla_syn_20180706_1615/src
[INFO]: Removing any designware components from nvdla_syn_20180706_1615/src
[INFO]: Generated module input dependency file nvdla_syn_20180706_1615/scripts/mul_unit.files.vc
[INFO]: Running DC (non-physical/Wireload model)...
/space/tools/synopsys/syn-L-2016.03-SP5-2/bin/dc_shell -no_gui -f nvdla_syn_20180706_1615/scripts/dc_run.tcl -output_log_file nvdla_syn_20180706_1615/log/mul_unit_wlm.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP5-2 for linux64 - Dec 05, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ===================================================================
# File: syn/scripts/dc_run.tcl
# NVDLA Open Source Project
# Reference synthesis methodology script for Design Compiler
#
# Copyright (c) 2016 – 2017 NVIDIA Corporation. Licensed under the
# NVDLA Open Hardware License; see the "LICENSE.txt" file that came
# with this distribution for more information.
# ===================================================================
# =====================
# Setup variables/procs
# =====================
set synMsgInfo "Info:"
Info:
set synMsgErr  "Error:"
Error:
set synMsgWarn "Warning:"
Warning:
# PROC: setVar => Utility proc to set flow variables 
# Env vars get highest priority, followed by TCL vars, followed by default vars.
proc setVar {var {default ""}} {
    global $var
    global synMsgInfo synMsgWarn
    if {[info exists ::env($var)]} {
        set $var $::env($var)
        puts "$synMsgInfo Setting $var from env, value = [set $var]"
    } elseif {[info exists $var]} {
        set $var [set $var]
        puts "$synMsgInfo Setting $var to [set $var]"
    } else {
        set $var $default
        puts "${synMsgWarn} Setting $var to default value \"[set $var]\""
        return
    }
}
# PROC: profileSystem => Print general machine information. 
proc profileSystem {} {
    global env tcl_platform synMsgInfo

    puts "${synMsgInfo} date = [clock format [clock seconds] -format {%c}]"
    puts "${synMsgInfo} cwd = [pwd]"
    set myHost [info hostname]
    puts "${synMsgInfo} executing on $myHost"
    exec lsb_release -idrc
    exec lscpu
}
# PROC: writeReports => Common reporting proc. 
proc writeReports {{prefix "default"}} {
    global synMsgInfo
    global REPORT_DIR MODULE
    set syn_report_max_paths               50
    set syn_report_nworst                  5
    set syn_report_simple                  0
    set path_graph_max_paths 10000
    set syn_report_flags   "-input_pins -nets"
    set timing_flags [concat -nosplit -nworst $syn_report_nworst -max_paths $syn_report_max_paths -significant_digits 4 -attribute]
    if { [shell_is_in_topographical_mode] } {
        set timing_flags [concat $timing_flags -nets -physical -trans -cap] 
    }
    if {[info exists syn_report_flags]} {
        set timing_flags [concat $timing_flags $syn_report_flags]
    }

    set module_report ${REPORT_DIR}/${MODULE}.${prefix}.report
    suppress_message [list "TIM-175"]
    redirect $module_report { report_qor -significant_digits 4 }
    unsuppress_message [list "TIM-175"]
    redirect -append $module_report { eval { report_timing } $timing_flags }
    redirect -append $module_report { report_constraint -all -sig 4 -nosplit }
    if { [shell_is_in_topographical_mode] } {
	    redirect -append $module_report { report_congestion }
    }
    redirect -append $module_report { report_resources -hierarchy }
    redirect -append $module_report { report_clock -nosplit }
    redirect -append $module_report { report_clock -skew -nosplit }
    redirect -append $module_report { eval report_power -nosplit }
    redirect -append $module_report { report_threshold_voltage_group }
    #redirect -append $module_report { nvSynGeneral::reportLibAttributes }
    redirect -append $module_report { report_design }
    redirect -append $module_report { report_reference -hierarchy }

}
# =================
# ===== BEGIN =====
# =================
# Print some information on host OS and resources
profileSystem
Info: date = Fri Jul  6 16:15:54 2018
Info: cwd = /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw
Info: executing on philae.polito.it
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:   0-31
Thread(s) per core:    2
Core(s) per socket:    8
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 63
Model name:            Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
Stepping:              2
CPU MHz:               2400.000
BogoMIPS:              4793.92
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              256K
L3 cache:              20480K
NUMA node0 CPU(s):     0-7,16-23
NUMA node1 CPU(s):     8-15,24-31
# Print env snapshot into the log
foreach key [array names env] {
    global synMsgInfo
	puts "${synMsgInfo} (ENV) $key = $env($key)"
}
Info: (ENV) BUILD_NAME = nvdla_syn_20180706_1615
Info: (ENV) LS_COLORS = rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lz=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.bz=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.rar=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
Info: (ENV) HOME = /home/goldman
Info: (ENV) CDSDIR = /space/tools/cadence/IC617
Info: (ENV) RTL_EXTENSIONS = .v .sv .gv
Info: (ENV) RETIME_TRANSFORM = multiclass
Info: (ENV) RETIME_LIST = 
Info: (ENV) SELINUX_USE_CURRENT_RANGE = 
Info: (ENV) LOGNAME = goldman
Info: (ENV) MAKEFLAGS = 
Info: (ENV) RTL_INCLUDE_EXTENSIONS = .vh .svh
Info: (ENV) MGLS_LICENSE_FILE = 1717@localhost
Info: (ENV) QTLIB = /usr/lib64/qt-3.3/lib
Info: (ENV) LC_ADDRESS = it_IT.UTF-8
Info: (ENV) SSH_CLIENT = 130.192.232.29 52359 22
Info: (ENV) DEF_DIR = nvdla_syn_20180706_1615/def
Info: (ENV) HOST = philae
Info: (ENV) CDS_ASSURA = /space/tools/cadence/ASSURA41
Info: (ENV) LOG_DIR = nvdla_syn_20180706_1615/log
Info: (ENV) NVDLA_ROOT = /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw
Info: (ENV) SHELL = /bin/tcsh
Info: (ENV) SNPSLMD_LICENSE_FILE = 27020@localhost
Info: (ENV) REMOTEHOST = 130.192.232.29
Info: (ENV) SELINUX_ROLE_REQUESTED = 
Info: (ENV) MACHTYPE = x86_64
Info: (ENV) OSTYPE = linux
Info: (ENV) QTDIR = /usr/lib64/qt-3.3
Info: (ENV) LC_TIME = it_IT.UTF-8
Info: (ENV) SNPSLMD_QUEUE = true
Info: (ENV) TLM = /space/tools/systemc/TLM-2009-07-15
Info: (ENV) DW_ROOT = /space/tools/synopsys/syn-L-2016.03-SP5-2/dw
Info: (ENV) USER = goldman
Info: (ENV) LC_IDENTIFICATION = it_IT.UTF-8
Info: (ENV) DLIB_DIR = nvdla_syn_20180706_1615/design_lib
Info: (ENV) MANPATH = /usr/share/man:/space/tools/cadence/INNOVUS161/share/fe/man
Info: (ENV) CDS_INNOVUS = /space/tools/cadence/INNOVUS161
Info: (ENV) LC_MEASUREMENT = it_IT.UTF-8
Info: (ENV) DB_DIR = nvdla_syn_20180706_1615/db
Info: (ENV) CDS_MMSIM = /space/tools/cadence/MMSIM151
Info: (ENV) RETHOME = /space/tools/cadence/MVS161
Info: (ENV) TARGET_LIB = /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
Info: (ENV) SCRIPTS_DIR = nvdla_syn_20180706_1615/scripts
Info: (ENV) QA_MODE = 
Info: (ENV) SYNOPSYS_SYN_PATH_PROFILER = 1
Info: (ENV) MIN_ROUTING_LAYER = M2A
Info: (ENV) RELEASE_DIR = /home/libs/t194_syn/11399272_08212017
Info: (ENV) CDS_LIC_FILE = 5280@localhost
Info: (ENV) SYSTEMC = /space/tools/systemc/systemc-2.3.1
Info: (ENV) TMPDIR = /tmp
Info: (ENV) SHLVL = 3
Info: (ENV) HORIZONTAL_LAYERS = M2A M4A M6D M8E M10E M12E VM1 RDL
Info: (ENV) CDS_PVS = /space/tools/cadence/PVS151
Info: (ENV) LC_TELEPHONE = it_IT.UTF-8
Info: (ENV) CONS = cons
Info: (ENV) MODULEPATH = /usr/share/Modules/modulefiles:/etc/modulefiles
Info: (ENV) DC_PATH = /space/tools/synopsys/syn-L-2016.03-SP5-2/bin
Info: (ENV) RAM_LIB_DIR = .
Info: (ENV) DONT_USE_LIST = 
Info: (ENV) ALTOSHOME = /space/tools/cadence/LIBERATE151
Info: (ENV) SSH_CONNECTION = 130.192.232.29 52359 130.192.16.63 22
Info: (ENV) PATH = /space/tools/mathworks/R2017b/bin:/space/tools/mentor/questasim-10.6/questasim/bin:/space/tools/mentor/aoi_cal_2016.4_38.25_mib/aoi_nxdat_2016.4_38.25/bin:/space/tools/mentor/aoi_cal_2016.4_38.25_mib/aoi_cal_2016.4_38.25/bin:/space/tools/mentor/ams-16.1_patch1/bin:/space/tools/cadence/EXT141/bin:/space/tools/cadence/IC617/tools/dfII/bin:/space/tools/cadence/IC617/tools/bin:/space/tools/cadence/EXT152/bin:/space/tools/cadence/CTOS141/tools.lnx86/bin:/space/tools/synopsys/xa-L-2016.06-SP4/bin:/space/tools/synopsys/verdi-K-2015.09-SP1/bin:/space/tools/synopsys/txs-K-2015.06-SP4/bin:/space/tools/synopsys/synmc-M-2017.03/bin:/space/tools/synopsys/syn-L-2016.03-SP5-2/bin:/space/tools/synopsys/starrc-M-2016.12/amd64_starrc/bin:/space/tools/synopsys/s-smart-N-2017.12-1/bin:/space/tools/synopsys/pts-L-2016.06-SP3-1/bin:/space/tools/synopsys/nt-M-2016.12/bin:/space/tools/synopsys/mw-L-2016.03-SP5-1/bin/AMD.64:/space/tools/synopsys/lc-M-2016.12/bin:/space/tools/synopsys/icc-L-2016.03-SP5-1/bin:/space/tools/synopsys/hspice-L-2016.03-2/hspice/bin:/space/tools/synopsys/hsim-L-2016.06-SP4/hsimplus/bin:/space/tools/synopsys/fm-K-2015.06-SP4/bin:/space/tools/synopsys/cx-K-2015.06-SP2/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/bin:/usr/bin:/space/tools/cadence/INCISIVE152/bin:/space/tools/cadence/INCISIVE152/tools/bin:/space/tools/cadence/INCISIVE152/tools/systemc/gcc/bin:/space/tools/cadence/INCISIVE152/kits/VerificationKit/bin:/space/tools/cadence/INNOVUS161/bin:/space/tools/cadence/GENUS161/bin:/space/tools/cadence/LIBERATE151/bin:/space/tools/cadence/MMSIM151/bin:/space/tools/cadence/MODUS161/bin:/space/tools/cadence/MVS161/tools/bin:/space/tools/cadence/PVS151/bin:/space/tools/cadence/SSV161/bin:/space/tools/cadence/ASSURA41/tools/bin:/space/tools/cadence/ASSURA41/tools/assura/bin:/space/tools/cadence/ASSURA41/bin
Info: (ENV) RTL_DEPS = nvdla_syn_20180706_1615/scripts/mul_unit.files.vc
Info: (ENV) CDS_Netlisting_Mode = Analog
Info: (ENV) SSH_TTY = /dev/pts/75
Info: (ENV) LC_ALL = C
Info: (ENV) PROJECT = nv_large
Info: (ENV) ASSURAHOME = /space/tools/cadence/ASSURA41
Info: (ENV) LD_LIBRARY_PATH = .:/space/tools/systemc/systemc-ams-2.0_alpha1/lib-linux64:/space/tools/systemc/systemc-2.3.1/lib-linux64:/space/tools/synopsys/syn-L-2016.03-SP5-2/lib/AMD.64
Info: (ENV) TIGHTEN_CGE = 1
Info: (ENV) LESSOPEN = ||/usr/bin/lesspipe.sh %s
Info: (ENV) VERTICAL_LAYERS = M1 M3A M5A M7E M9E M11E VM2 UBM
Info: (ENV) MODULESHOME = /usr/share/Modules
Info: (ENV) SOCV_KIT_HOME = /space/tools/cadence/INCISIVE152/kits/VerificationKit
Info: (ENV) LOADEDMODULES = tools/synopsys/cx/K-2015.06-SP2:tools/synopsys/fm/K-2015.06-SP4:tools/synopsys/hsim/L-2016.06-SP4:tools/synopsys/hspice/L-2016.03-2:tools/synopsys/icc/L-2016.03-SP5-1:tools/synopsys/lc/M-2016.12:tools/synopsys/mw/L-2016.03-SP5-1:tools/synopsys/nt/M-2016.12:tools/synopsys/pts/L-2016.06-SP3-1:tools/synopsys/s-smart/N-2017.12-1:tools/synopsys/starrc/M-2016.12:tools/synopsys/syn/L-2016.03-SP5-2:tools/synopsys/synmc/M-2017.03:tools/synopsys/txs/K-2015.06-SP4:tools/synopsys/verdi/K-2015.09-SP1:tools/synopsys/xa/L-2016.06-SP4:tools/synopsys/license:tools/synopsys/all:tools/cadence/ctos/14.1:tools/cadence/ext/15.2:tools/cadence/ic/6.1.7:tools/cadence/incisive/15.2:tools/cadence/innovus/16.1:tools/cadence/genus/16.1:tools/cadence/liberate/15.1:tools/cadence/mmsim/15.1:tools/cadence/modus/16.1:tools/cadence/mvs/16.1:tools/cadence/pvs/15.1:tools/cadence/ssv/16.1:tools/cadence/assura/4.1:tools/cadence/license:tools/cadence/all:tools/mentor/ams/16.1_patch1:tools/mentor/calibre/2016.4_38.25:tools/mentor/questasim/10.6:tools/mentor/license:tools/mentor/all:tools/mathworks/R2017b:tools/systemc/2.3.1:tools/edatools
Info: (ENV) CDS_GENUS = /space/tools/cadence/GENUS161
Info: (ENV) SSH_ASKPASS = /usr/libexec/openssh/gnome-ssh-askpass
Info: (ENV) PWD = /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw
Info: (ENV) RTL_SEARCH_PATH =      /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/apb2csb
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/bdma
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cacc
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/car
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cbuf
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cdma
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cdp
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cfgrom
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/cmac
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/csb_master
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/csc
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/glb
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/nocif
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/pdp
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/retiming
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/rubik
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/sdp
/home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/top     /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/rams/*     /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/vlibs 
Info: (ENV) LMC_HOME = 
Info: (ENV) COMMAND_PREFIX = 
Info: (ENV) DISPLAY = localhost:18.0
Info: (ENV) VENDOR = unknown
Info: (ENV) MAKELEVEL = 1
Info: (ENV) CGLUT_FILE = /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/templates/cg_latency_lut.tcl
Info: (ENV) CDS_MVS = /space/tools/cadence/MVS161
Info: (ENV) TLUPLUS_FILE = /home/libs/t194_syn/11399272_08212017/tech.A01/star/plusv1d0p2/cln16ff+_1p14m_4xa1xd6xe2z_mim_ut-alrdl_typical.tluplus
Info: (ENV) SELINUX_LEVEL_REQUESTED = 
Info: (ENV) DFMHOME = /space/tools/cadence/MVS161
Info: (ENV) DC_NUM_CORES = 8
Info: (ENV) TF_FILE = /home/libs/t194_syn/11399272_08212017/tech.A01/astro/v1d0_1e/N16_ICC_14M_4Xa1Xd6Xe2Z_UTRDL_1.0_1e.tf_vhv.20160404.production.pnr
Info: (ENV) CONS_DIR = nvdla_syn_20180706_1615/cons
Info: (ENV) SEARCH_PATH = . nvdla_syn_20180706_1615/src
Info: (ENV) MFLAGS = 
Info: (ENV) CLK_GATING_CELL = 
Info: (ENV) CDSHOME = /space/tools/cadence/IC617
Info: (ENV) SUBSTRATESTORMHOME = /space/tools/cadence/ASSURA41
Info: (ENV) TLUPLUS_MAPPING_FILE = /home/libs/t194_syn/11399272_08212017/tech.A01/star/mapping/cln16ff_14m_1x4xa1xd6xe2vm_tluplus.mapping
Info: (ENV) ALTOS_64 = 1
Info: (ENV) LC_MONETARY = it_IT.UTF-8
Info: (ENV) EXTRA_RTL =      /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v 
Info: (ENV) ARCH = linux64
Info: (ENV) SYN_MODE = wlm
Info: (ENV) LC_PAPER = it_IT.UTF-8
Info: (ENV) LC_NAME = it_IT.UTF-8
Info: (ENV) ASSURA_AUTO_64BIT = ALL
Info: (ENV) HOSTNAME = philae
Info: (ENV) INCREMENTAL_RECOMPILE_COUNT = 2
Info: (ENV) CDS_EXT = /space/tools/cadence/EXT141
Info: (ENV) LM_LICENSE_FILE = 27020@localhost
Info: (ENV) _LMFILES_000 = /etc/modulefiles/tools/synopsys/cx/K-2015.06-SP2:/etc/modulefiles/tools/synopsys/fm/K-2015.06-SP4:/etc/modulefiles/tools/synopsys/hsim/L-2016.06-SP4:/etc/modulefiles/tools/synopsys/hspice/L-2016.03-2:/etc/modulefiles/tools/synopsys/icc/L-2016.03-SP5-1:/etc/modulefiles/tools/synopsys/lc/M-2016.12:/etc/modulefiles/tools/synopsys/mw/L-2016.03-SP5-1:/etc/modulefiles/tools/synopsys/nt/M-2016.12:/etc/modulefiles/tools/synopsys/pts/L-2016.06-SP3-1:/etc/modulefiles/tools/synopsys/s-smart/N-2017.12-1:/etc/modulefiles/tools/synopsys/starrc/M-2016.12:/etc/modulefiles/tools/synopsys/syn/L-2016.03-SP5-2:/etc/modulefiles/tools/synopsys/synmc/M-2017.03:/etc/modulefiles/tools/synopsys/txs/K-2015.06-SP4:/etc/modulefiles/tools/synopsys/verdi/K-2015.09-SP1:/etc/modulefiles/tools/synopsys/xa/L-2016.06-SP4:/etc/modulefiles/tools/synopsys/license:/etc/modulefiles/tools/synopsys/all:/etc/modulefiles/tools/cadence/ctos/14.1:/etc/modulefiles/tools/cadence/ext/15.2:/etc/modulefiles/tools/cadence/ic/6.1.7:/etc/m
Info: (ENV) MW_LIB =     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_po4svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_hvt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_sup_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_po4svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_svt_std     /home/libs/t194_syn/11399272_08212017/rams/nvgen/apollo.A01/nvgen_rams_tsmc16ff_cust_mixvt_std 
Info: (ENV) MAIL = /var/spool/mail/goldman
Info: (ENV) _LMFILES_001 = odulefiles/tools/cadence/incisive/15.2:/etc/modulefiles/tools/cadence/innovus/16.1:/etc/modulefiles/tools/cadence/genus/16.1:/etc/modulefiles/tools/cadence/liberate/15.1:/etc/modulefiles/tools/cadence/mmsim/15.1:/etc/modulefiles/tools/cadence/modus/16.1:/etc/modulefiles/tools/cadence/mvs/16.1:/etc/modulefiles/tools/cadence/pvs/15.1:/etc/modulefiles/tools/cadence/ssv/16.1:/etc/modulefiles/tools/cadence/assura/4.1:/etc/modulefiles/tools/cadence/license:/etc/modulefiles/tools/cadence/all:/etc/modulefiles/tools/mentor/ams/16.1_patch1:/etc/modulefiles/tools/mentor/calibre/2016.4_38.25:/etc/modulefiles/tools/mentor/questasim/10.6:/etc/modulefiles/tools/mentor/license:/etc/modulefiles/tools/mentor/all:/etc/modulefiles/tools/mathworks/R2017b:/etc/modulefiles/tools/systemc/2.3.1:/etc/modulefiles/tools/edatools
Info: (ENV) LINK_LIB = /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
Info: (ENV) INSTANCE = 
Info: (ENV) CDS_SSV = /space/tools/cadence/SSV161
Info: (ENV) GROUP = goldman
Info: (ENV) SYNOPSYS_TRACE = 
Info: (ENV) WIRELOAD_MODEL_FILE = 
Info: (ENV) TOP_NAMES = mul_unit
Info: (ENV) QRC_HOME = /space/tools/cadence/EXT141
Info: (ENV) CPLUS_INCLUDE_PATH = /space/tools/systemc/TLM-2009-07-15/include:/space/tools/systemc/systemc-ams-2.0_alpha1/include:/space/tools/systemc/systemc-2.3.1/include
Info: (ENV) DONT_UNGROUP_LIST = 
Info: (ENV) MGC_AMS_HOME = /space/tools/mentor/ams-16.1_patch1
Info: (ENV) DEF = def
Info: (ENV) AREA_RECOVERY = 1
Info: (ENV) SYNOPSYS = /space/tools/synopsys/syn-L-2016.03-SP5-2
Info: (ENV) CVS_RSH = ssh
Info: (ENV) SYSTEMC_AMS = /space/tools/systemc/systemc-ams-2.0_alpha1
Info: (ENV) HOSTTYPE = x86_64-linux
Info: (ENV) TERM = xterm-256color
Info: (ENV) CDS_MODUS = /space/tools/cadence/MODUS161
Info: (ENV) MAX_ROUTING_LAYER = M12E
Info: (ENV) CDS_INCV = /space/tools/cadence/INCISIVE152
Info: (ENV) G_BROKEN_FILENAMES = 1
Info: (ENV) MW_DIR = nvdla_syn_20180706_1615/mw
Info: (ENV) REPORT_DIR = nvdla_syn_20180706_1615/report
Info: (ENV) FV_DIR = nvdla_syn_20180706_1615/fv
Info: (ENV) PS_HWPC = OFF
Info: (ENV) CTOS_ROOT = /space/tools/cadence/CTOS141
Info: (ENV) CDS_USE_PALETTE = 
Info: (ENV) CDS_IC = /space/tools/cadence/IC617
Info: (ENV) NET_DIR = nvdla_syn_20180706_1615/net
Info: (ENV) MODULE = mul_unit
Info: (ENV) RTL_INCLUDE_SEARCH_PATH =      /home/goldman/NVDLA_repo/hardware_framework/NVDLA/hw/vmod/include 
Info: (ENV) WIRELOAD_MODEL_NAME = tsmc16ff_from_smq
Info: (ENV) QTINC = /usr/lib64/qt-3.3/include
# SYN_MODE: "wlm" (wireload model - DEFAULT) , "dcg" (physical, using -spg) or "de" (physical, using Design Explorer)
setVar SYN_MODE wlm
Info: Setting SYN_MODE from env, value = wlm
# Name of top-level design
setVar MODULE
Info: Setting MODULE from env, value = mul_unit
# Directories
setVar CONS_DIR cons
Info: Setting CONS_DIR from env, value = nvdla_syn_20180706_1615/cons
setVar DB_DIR db
Info: Setting DB_DIR from env, value = nvdla_syn_20180706_1615/db
setVar LOG_DIR log
Info: Setting LOG_DIR from env, value = nvdla_syn_20180706_1615/log
setVar REPORT_DIR report
Info: Setting REPORT_DIR from env, value = nvdla_syn_20180706_1615/report
setVar NET_DIR net
Info: Setting NET_DIR from env, value = nvdla_syn_20180706_1615/net
setVar FV_DIR fv
Info: Setting FV_DIR from env, value = nvdla_syn_20180706_1615/fv
setVar MW_DIR mw
Info: Setting MW_DIR from env, value = nvdla_syn_20180706_1615/mw
setVar DLIB_DIR design_lib
Info: Setting DLIB_DIR from env, value = nvdla_syn_20180706_1615/design_lib
setVar DEF_DIR def
Info: Setting DEF_DIR from env, value = nvdla_syn_20180706_1615/def
setVar SCRIPTS_DIR scripts
Info: Setting SCRIPTS_DIR from env, value = nvdla_syn_20180706_1615/scripts
setVar SEARCH_PATH "."
Info: Setting SEARCH_PATH from env, value = . nvdla_syn_20180706_1615/src
setVar RTL_EXTENSIONS ".v .sv .gv"
Info: Setting RTL_EXTENSIONS from env, value = .v .sv .gv
setVar SAIF_FILE ""
Warning: Setting SAIF_FILE to default value ""
setVar TB_PATH "top.nvdla_top"
Warning: Setting TB_PATH to default value "top.nvdla_top"
setVar INSTANCE ""
Info: Setting INSTANCE from env, value = 
proc verilog_inst_to_dc_inst { inst_path } {
    return [regsub -all {\.} $inst_path "/"]
}
# Dont proceed if you cant find the scripts directory for app vars and other settings. 
if {![file exists $SCRIPTS_DIR]} {
   puts "${synMsgErr} Unable to proceed, please specify SCRITPS_DIR. "
   exit 1
}
# Extensions
setVar DB_EXT ddc
Warning: Setting DB_EXT to default value "ddc"
setVar NET_EXT gv
Warning: Setting NET_EXT to default value "gv"
setVar SDC_VER "1.7"
Warning: Setting SDC_VER to default value "1.7"
# Library settings
setVar TARGET_LIB ""
Info: Setting TARGET_LIB from env, value = /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
setVar LINK_LIB ""
Info: Setting LINK_LIB from env, value = /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
setVar MW_LIB ""
Info: Setting MW_LIB from env, value =     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_po4svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_hvt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvstd/apollo.A01/nvstd_stdcell_tsmc16ff_t9_svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_sup_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_po4svt_std     /home/libs/t194_syn/11399272_08212017/std_cell/nvidia/apollo.A01/nvidia_stdcell_tsmc16ff_t9_svt_std     /home/libs/t194_syn/11399272_08212017/rams/nvgen/apollo.A01/nvgen_rams_tsmc16ff_cust_mixvt_std 
setVar TF_FILE
Info: Setting TF_FILE from env, value = /home/libs/t194_syn/11399272_08212017/tech.A01/astro/v1d0_1e/N16_ICC_14M_4Xa1Xd6Xe2Z_UTRDL_1.0_1e.tf_vhv.20160404.production.pnr
setVar TLUPLUS_FILE
Info: Setting TLUPLUS_FILE from env, value = /home/libs/t194_syn/11399272_08212017/tech.A01/star/plusv1d0p2/cln16ff+_1p14m_4xa1xd6xe2z_mim_ut-alrdl_typical.tluplus
setVar TLUPLUS_MAPPING_FILE
Info: Setting TLUPLUS_MAPPING_FILE from env, value = /home/libs/t194_syn/11399272_08212017/tech.A01/star/mapping/cln16ff_14m_1x4xa1xd6xe2vm_tluplus.mapping
setVar DONT_USE_LIST ""
Info: Setting DONT_USE_LIST from env, value = 
setVar MIN_ROUTING_LAYER ""
Info: Setting MIN_ROUTING_LAYER from env, value = M2A
setVar MAX_ROUTING_LAYER ""
Info: Setting MAX_ROUTING_LAYER from env, value = M12E
setVar CLOCK_GATING_CELL ""
Warning: Setting CLOCK_GATING_CELL to default value ""
setVar DONT_UNGROUP_LIST ""
Info: Setting DONT_UNGROUP_LIST from env, value = 
setVar HORIZONTAL_LAYERS ""
Info: Setting HORIZONTAL_LAYERS from env, value = M2A M4A M6D M8E M10E M12E VM1 RDL
setVar VERTICAL_LAYERS ""
Info: Setting VERTICAL_LAYERS from env, value = M1 M3A M5A M7E M9E M11E VM2 UBM
setVar QA_MODE ""
Info: Setting QA_MODE from env, value = 
if {[shell_is_in_exploration_mode]} {
    set de_log_html_filename ${LOG_DIR}/${MODULE}_de.html
}
set_app_var link_path ${LINK_LIB}
/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
set_app_var target_library ${TARGET_LIB}
/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db
set library_name [file rootname [file tail [lindex ${TARGET_LIB} 0]]]
CMOS045_SC_14_CORE_LS_nom_1.10V_25C
# SVF, to guide Formality
set_svf ${FV_DIR}/${MODULE}/${MODULE}.svf
1
puts "${synMsgInfo} Setting SVF to  ${FV_DIR}/${MODULE}/${MODULE}.svf"
Info: Setting SVF to  nvdla_syn_20180706_1615/fv/mul_unit/mul_unit.svf
# Start keeping track of name changes
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
# Misc Synthesis recipe variables
setVar DC_NUM_CORES 1; # Assume calling scripts sets this up correctly
Info: Setting DC_NUM_CORES from env, value = 8
setVar TIGHTEN_CGE 1; # Choose whether or not to overconstrain CG enable paths. 
Info: Setting TIGHTEN_CGE from env, value = 1
set suppress_errors "VER-130 UID-95"
VER-130 UID-95
set_host_options -max_cores ${DC_NUM_CORES}
1
# Set up some application vars
if {[file exists "${SCRIPTS_DIR}/dc_app_vars.tcl"]} {
    puts "${synMsgInfo} Sourcing ${SCRIPTS_DIR}/dc_app_vars.tcl"
    source -echo -verbose ${SCRIPTS_DIR}/dc_app_vars.tcl
}
Info: Sourcing nvdla_syn_20180706_1615/scripts/dc_app_vars.tcl
# ===================================================================
# File: syn/scripts/dc_app_vars.tcl
# NVDLA Open Source Project
# Reference application variables for Design Compiler to get the 
# best QoR with Design Compiler. 
#
# Copyright (c) 2016 – 2017 NVIDIA Corporation. Licensed under the
# NVDLA Open Hardware License; see the "LICENSE.txt" file that came
# with this distribution for more information.
# ===================================================================
# HDL Compiler settings
set hdl_preferred_license                       verilog
verilog
set hdlin_preserve_sequential                   true
true
set hdlin_check_no_latch		                true
true
set hdlin_enable_rtldrc_info                    false
false
set hdlin_infer_hdlc_compliant_set_reset        true
Information: Use of Variable 'hdlin_infer_hdlc_compliant_set_reset' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_remove_set_reset_from_activation      true
true
set hdlin_infer_complex_enable                  true
Information: Use of Variable 'hdlin_infer_complex_enable' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_no_group_register                     true
Information: Use of Variable 'hdlin_no_group_register' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_vhdl93_concat                         TRUE
TRUE
# Allow PG pins connected in RTL.
set dc_allow_rtl_pg                 true
true
set mv_allow_upf_cells_without_upf  true
true
set_app_var mv_upf_tracking false
Information: UPF tracking variable will be marked read-only in the current Design Compiler session. (UPF-402)
false
# Allow reset timing analysis
set enable_recovery_removal_arcs	  true
true
# Variables affecting wall time of compilations vs quality
set compile_limit_down_sizing			     false  
false
set compile_use_fast_sequential_mode		     false
false
set timing_enable_multiple_clocks_per_reg true
true
set timing_disable_data_checks false
false
set_app_var sh_continue_on_error false
false
set timing_separate_clock_gating_group true
true
set ignore_tf_error      true
true
# Design naming styles
# set template_naming_style			   "%s_%p_${module}"
set template_parameter_style			 %d
%d
set template_separator_style			 _
_
set port_complement_naming_style		 %s_
%s_
# Verilog output 
set verilogout_higher_designs_first		 false
false
set verilogout_no_tri				 true
true
set verilogout_equation 			 false
false
set verilogout_single_bit			 false
false
set write_name_nets_same_as_ports		 true
true
set bind_unused_hierarchical_pins            false
false
# this defaulted to true in 2003.12, but don't want it on by default
# enable with caution -- it could have fec implications.
set fsm_auto_inferring 			  false
false
set compile_log_format                       "%elap_time %area %wns(.4) %tns(.4) %drc %endpoint"
%elap_time %area %wns(.4) %tns(.4) %drc %endpoint
# so DC doesn't change the type of clock gating cell that we specify
set power_do_not_size_icg_cells 		 true
true
# Required for compile_ultra -gate_clock to match -global flag in
# insert_clock_gating
set compile_clock_gating_through_hierarchy	 true
true
# Configure advanced datapath options
set_dp_smartgen_options -4to2_compressor_cell false -carry_select_adder_cell false
1
set optimize_reg_no_generic_logic_for_comp_incr  false
false
# don't put set_load commands in the SDC we write out
set write_sdc_output_lumped_net_capacitance false
false
set lib_cell_using_delay_from_ccs            false
false
set power_cg_print_enable_conditions             true
true
set power_cg_print_enable_conditions_max_terms   25
25
set high_fanout_net_threshold                   0
0
set compile_disable_hierarchical_inverter_opt   true
true
set compile_seqmap_enable_output_inversion      false
false
set optimize_reg_rewire_clock_gating false
false
set compile_retime_exception_registers true 
true
## limit synthesis to try and keep hieracrchy names.
if {![shell_is_in_exploration_mode]} {
	set compile_seqmap_propagate_high_effort true
	set compile_seqmap_propagate_constants true
	#set_verification_priority [current_design] -high
	set compile_timing_high_effort true
	set compile_ultra_ungroup_dw true
	set compile_ultra_ungroup_small_hierarchies true
}
true
set dont_bind_unused_pins_to_logic_constant  false
false
set compile_seqmap_propagate_constants_size_only  true
true
if {[shell_is_in_topographical_mode] && ![shell_is_in_exploration_mode]} {
	set physopt_enable_via_res_support "true"; # Enables support of via resistance for virtual route RC estimation.
	set dct_prioritize_area_correlation "true"; # prioritize area correlation between DC-T and ICC.
	
	set_self_gating_options               -max_fanout 100                 -min_fanout 25
}
if {![shell_is_in_topographical_mode]} {

    # Variables affecting wall time of compilations vs quality
    set compile_use_fast_delay_mode              true
    set hdlin_enable_vpp                         true
    
}
Information: Variable 'compile_use_fast_delay_mode' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_vpp' is obsolete and is being ignored. (INFO-100)
true
# Enable physical flow in DCE
if {[shell_is_in_exploration_mode]} {
	set_app_var  de_enable_physical_flow true
}
# Make DC-G use the track definitions and not fill in the gaps with more routing resource!
#set_route_zrt_common_options -track_auto_fill false
# force all reporting into work directory  (issue NV_GR_GPMSD_pri_target)
define_design_lib WORK -path     ${DLIB_DIR}/${MODULE}/work
1
set alib_library_analysis_path   ${DLIB_DIR}/${MODULE}
nvdla_syn_20180706_1615/design_lib/mul_unit
# Read logical/timing libs
puts "${synMsgInfo} Read library and create alib"
Info: Read library and create alib
read_file -format db $target_library
Loading db file '/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db'
Loading db file '/space/tools/synopsys/syn-L-2016.03-SP5-2/libraries/syn/gtech.db'
Loading db file '/space/tools/synopsys/syn-L-2016.03-SP5-2/libraries/syn/standard.sldb'
  Loading link library 'CMOS045_SC_14_CORE_LS'
  Loading link library 'gtech'
Loading db file '/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db'
Warning: Overwriting design file '/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db'. (DDB-24)
Loaded 0 designs.
# Search path
set_app_var search_path "${SEARCH_PATH}"
. nvdla_syn_20180706_1615/src
# ungroup the clock gate level of hierarchy
set power_cg_flatten true
true
######################
## Section : synthesis
#####################
setVar RTL_DEPS ""
Info: Setting RTL_DEPS from env, value = nvdla_syn_20180706_1615/scripts/mul_unit.files.vc
set vcsOpt "{-f $RTL_DEPS}"
{-f nvdla_syn_20180706_1615/scripts/mul_unit.files.vc}
catch {eval {analyze -format sverilog -work WORK} -vcs $vcsOpt} analyzeStatus
Running PRESTO HDLC
Error:  Unable to open file `mul_unit.v': in search_path {. nvdla_syn_20180706_1615/src}. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
if { $analyzeStatus != 1 } {
    puts "${synMsgErr} Analyze failed!  Aborting..."
    exit 1
}
Error: Analyze failed!  Aborting...

Thank you...
