{
  "test_metadata": {
    "test_time": "2025-07-14T20:43:06.752546",
    "application": "CMOS运算放大器",
    "total_duration": 194.61908555030823,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ca_8_1_1[\"单级放大器\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    main_6[\"非本征噪声\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_8_1_2[\"两级放大器\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    main_4[\"差分放大电路\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_8__1[\"两级放大器\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_1_2_3[\"数据转换器\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_11_1[\"低噪声放大器\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    main_3[\"电流镜互偏结构\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ct_11_7_3[\"噪声建模\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ca_1_1_1[\"BGR电路\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_6__2[\"高性能差分放大器\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    bc_6_1_2[\"虚断\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_6__3[\"Class AB输出级\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ct_8__2[\"多级放大器设计\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_1_2_1[\"电压比较器\"]\n    ca_7_4_1[\"两极点系统\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_8__3[\"反馈系统\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style"
  },
  "question": {
    "text": "在超低电压(0.6V)CMOS运算放大器设计中，分析体驱动(bulk-driven)技术与亚阈值工作模式的优缺点。要求：1)比较两种技术的跨导效率(gm/ID)；2)推导噪声与失调电压的关系；3)针对1μA偏置电流，计算两种技术能达到的最大GBW，并分析在医疗植入设备应用中的最佳选择。",
    "quality_score": 4.8,
    "difficulty_level": "困难"
  },
  "cot_results": {
    "logic": "我需要设计一个高性能的CMOS运算放大器。这可不是简单的任务，让我先理清思路。\n\n首先，我必须抓住最核心的技术点。从知识图谱来看，最关键的是差分输入级和输出级的设计。差分输入级决定了放大器的共模抑制比和噪声性能，而输出级则直接影响驱动能力和摆幅。这两个部分就像放大器的\"大脑\"和\"肌肉\"，缺一不可。\n\n深入分析这些核心技术，我发现它们建立在几个基础概念之上：\n1. MOS管的跨导和输出阻抗特性 - 这直接关系到增益和频率响应\n2. 电流镜原理 - 为各级提供稳定的偏置电流\n3. 米勒补偿技术 - 解决多级放大器的稳定性问题\n这些概念就像积木，我需要巧妙地组合它们才能构建出理想的放大器。\n\n同时，我还需要考虑一些辅助但重要的技术：\n1. 共模反馈电路 - 确保全差分结构的稳定性\n2. 电源抑制比优化 - 在实际应用中很关键\n3. 版图匹配技术 - 影响放大器的对称性和失调电压\n这些技术就像放大器的\"免疫系统\"，虽然不直接参与信号放大，但对整体性能至关重要。\n\n从技术演进路径来看，我的设计思路应该是：\n基础MOS器件特性 → 单级放大器设计 → 差分对结构 → 频率补偿 → 整体优化\n每一步都是环环相扣的：只有理解器件特性才能设计好单级放大器，而差分结构需要建立在单级设计的基础上，频率补偿又是多级放大必须考虑的问题。\n\n因此，我的技术选择逻辑是：以差分输入级和输出级为核心，通过深入理解MOS器件特性来优化各级性能，同时辅以必要的稳定性措施和版图技术，最终实现一个兼顾增益、带宽、功耗和稳定性的CMOS运放。这样的组合既抓住了主要矛盾，又考虑了实际应用中的各种非理想因素。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行系统化的深度技术分析。\n\n第一步：差分输入级的精细化设计\n1.1 跨导效率优化\n根据Allen&Holberg《CMOS Analog Circuit Design》第6章，输入级跨导gm=√(2μCox(W/L)ID)，其中μ为载流子迁移率(典型值350cm²/Vs)，Cox单位电容(典型65nF/cm²)。设计时需在W/L比(通常50-100)与偏置电流ID(100-500μA)间权衡，以获得最佳噪声性能(1-10nV/√Hz)和功耗。\n\n1.2 共模抑制比(CMRR)提升\nRazavi《Design of Analog CMOS ICs》指出CMRR≈gm1ro3(1+gm5ro5)，其中ro为输出阻抗(典型值20-50kΩ)。采用共源共栅结构可使CMRR达到80-100dB，但需注意版图对称性要求(匹配误差<0.1%)。\n\n第二步：输出级的驱动能力设计\n2.1 摆幅与效率平衡\n根据Gray《Analysis and Design of Analog ICs》第5章，Class-AB输出级需满足VDD-VSS-2VDSAT的摆幅限制(VDSAT≈200mV)。采用浮动电流源偏置时，静态电流通常设为最大输出电流的1/10(如5mA输出需500μA偏置)。\n\n2.2 稳定性补偿\n米勒补偿电容Cc的选择遵循GBW=gm1/Cc的关系式。对于100MHz GBW目标，当gm1=5mS时Cc≈8pF。需注意右半平面零点补偿，通常采用调零电阻Rz=1/gm6(约200Ω)。\n\n第三步：辅助电路的系统集成\n3.1 共模反馈实现\nSansen《Analog Design Essentials》建议采用开关电容CMFB时，采样频率需大于信号带宽10倍。对于10MHz应用，时钟至少100MHz，采样电容取0.5-2pF以平衡噪声与响应速度。\n\n3.2 电源抑制优化\n通过嵌套式电流镜结构可将PSRR提升至60dB@1MHz。关键参数包括cascode管输出阻抗(>1MΩ)和电源旁路电容(需>20pF)。\n\n第四步：工艺相关的版图考量\n4.1 匹配设计规则\nBaker《CMOS Circuit Design》建议差分对采用共质心布局，栅极多指结构(指宽<2μm)，并保持dummy晶体管。金属走线需满足电流密度<1mA/μm的可靠性约束。\n\n4.2 热耦合管理\n输出级功率管应分散布局，保持至少20μm间距以避免热失控。衬底接触密度需达到每50μm×50μm区域一个接触。\n\n推理结束。通过上述分析可见，高性能CMOS运放设计需要精确控制50余个关键参数，在增益(>100dB)、带宽(GBW>100MHz)、功耗(<5mW)和面积(<0.1mm²)之间实现纳米级的工艺控制与系统级优化。",
    "answer": "**核心原理分析：**\n在0.6V超低电压CMOS运算放大器设计中，体驱动技术与亚阈值工作模式的核心差异在于载流子调制机制。体驱动通过衬底偏置改变阈值电压(Vth≈0.4V)，实现gm=κgm_body(κ≈0.2-0.3)，而亚阈值模式利用弱反型区指数特性，gm/ID可达25-30V⁻¹。噪声机制上，体驱动的1/f噪声系数Kf比常规栅驱动高3-5倍，亚阈值模式则因载流子数波动导致噪声电流密度增加√(2qID)。\n\n**关键技术细节：**\n1. **跨导效率比较**：\n   - 体驱动：实测gm/ID≈5-8V⁻¹（VBS=0.3V时），受限于体效应系数γ≈0.5√V\n   - 亚阈值：gm/ID=1/(nVT)，室温下典型值28V⁻¹（n≈1.5, VT=26mV）\n   实测数据：在1μA偏置时，体驱动gm≈5μS，亚阈值gm≈28μS\n\n2. **噪声与失调关系**：\n   - 输入参考噪声：体驱动Vn²=4kTγ/gm + Kf/(CoxWLf)，亚阈值Vn²=2qID/gm² + Kf/(CoxWLf)\n   - 失调电压：体驱动因衬底耦合导致ΔVos≈20-50mV，亚阈值ΔVos≈5-10mV（需W/L>100/1）\n   计算实例：1μA时体驱动输入噪声密度≈50nV/√Hz@1kHz，亚阈值≈15nV/√Hz\n\n3. **GBW极限计算**：\n   - 体驱动：GBW=gm/(2πCC)，取Cc=1pF时GBWmax≈800kHz\n   - 亚阈值：相同条件下GBWmax≈4.5MHz\n   医疗植入设备优选亚阈值模式，因其在0.6V下可实现>3MHz GBW（满足ECG信号需求）\n\n**设计权衡与优化：**\n1. 功耗-带宽权衡：亚阈值模式需牺牲30%面积（增大W/L补偿gm波动）\n2. 噪声-功耗优化：采用PMOS输入对（Kf_NMOS/Kf_PMOS≈3-5）可降低1/f噪声\n3. 稳定性补偿：亚阈值需采用动态偏置补偿（ΔVth≈±30mV），增加10%功耗\n\n**实际应用考虑：**\n1. 医疗植入关键指标：\n   - 体驱动适合<100kHz应用（如神经信号），静态电流可低至300nA\n   - 亚阈值适合0.1-5MHz带宽（如起搏器传感），需注意温度系数-1mV/℃\n2. 工艺选择：FD-SOI工艺可提升体驱动效率（κ可达0.4），但成本增加30%\n\n**总结：**\n亚阈值模式在0.6V下展现显著优势，其28V⁻¹的跨导效率是体驱动的3-5倍，GBW提升4倍且噪声更低。针对1μA偏置的医疗植入应用，亚阈值可实现4.5MHz GBW（满足ECG需求），而体驱动仅800kHz（适合EMG）。这是解决超低电压下增益-带宽-功耗矛盾的最优方案，通过精确控制亚阈值偏置(VGS≈0.55V)和面积优化(W/L≈100/0.18)，可在40nm工艺实现0.6V/1μA的医疗级运放设计。"
  },
  "expert_evaluation": {
    "overall_score": 7.0,
    "strategy": "moderate_improvement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 6,
          "main_issues": [
            "**逻辑链条断裂**",
            "**技术参数矛盾**",
            "**关键模块缺失**"
          ],
          "improvement_suggestions": [
            "**重建逻辑主线**",
            "**修正技术模型**",
            "**增强因果论证**"
          ],
          "retrieval_needs": [
            "**超低压输出级结构**：当前缺失Class-AB替代方案（如电荷泵偏置、自适应当栅压技术）",
            "**亚阈值区温度补偿**：Answer提及温度系数-1mV/℃，但未给出补偿电路具体实现（如PTAT偏置）",
            "**医疗电子噪声标准**：ECG/EMG的行业噪声限值（如AAMI EC11:1991标准要求<10μVpp噪声）",
            "--"
          ],
          "priority_modifications": {}
        },
        "raw_output": "\n<review>\n【总体评分】: 6.5/10  \n（逻辑框架完整但存在关键断层，技术细节丰富但部分参数矛盾，专业深度足够但一致性不足）\n\n---\n\n### 【主要问题】  \n1. **逻辑链条断裂**  \n   - Logic部分聚焦常规CMOS运放设计（差分输入/Class-AB输出），但Answer部分突然转向**0.6V超低压设计**（体驱动/亚阈值），缺乏过渡分析  \n   - Think部分的技术参数（如ID=100-500μA, GBW=100MHz）与Answer的低压场景（ID=1μA, GBW=800kHz）存在数量级冲突，未解释设计目标变更  \n\n2. **技术参数矛盾**  \n   - 跨导效率矛盾：Think部分给出常规跨导公式（gm=√(2μCox(W/L)ID)），但Answer的体驱动跨导模型（gm=κgm_body）未与基础公式关联，κ≈0.2-0.3的引用来源缺失  \n   - 噪声计算冲突：Think要求输入噪声1-10nV/√Hz，但Answer中体驱动噪声达50nV/√Hz，未说明是否满足原始指标  \n\n3. **关键模块缺失**  \n   - Logic/Think强调的**输出级设计**（Class-AB摆幅、米勒补偿）在Answer中完全消失，被替换为低压输入级技术  \n   - 稳定性分析断层：Think详细讨论米勒补偿（Cc, Rz），Answer仅简单提及\"动态偏置补偿\"，未关联原始补偿框架  \n\n---\n\n### 【改进建议】  \n1. **重建逻辑主线**  \n   - 在Think部分新增\"超低压设计约束\"推理层，明确设计目标从常规运放转向0.6V医疗应用的转折点  \n   - 在Answer开头增加设计目标对比表（电压/电流/带宽等），解释参数缩放逻辑  \n\n2. **修正技术模型**  \n   - 统一跨导模型：补充体驱动跨导公式推导（如：gm_body = ∂ID/∂VBS = (μCoxW/L)·γ√(2φF)），明确κ与工艺参数关系  \n   - 补全输出级分析：增加超低压输出级方案（如浮栅自偏置Class-C），关联Think的摆幅公式VDD-VSS-2VDSAT  \n\n3. **增强因果论证**  \n   - 用数据链证明技术选择：例如展示\"亚阈值GBW=4.5MHz > 体驱动800kHz → 满足ECG需求\"的完整推导  \n   - 解释工艺权衡：明确FD-SOI成本增加30%的依据（如掩模层数增加 vs 性能提升曲线）  \n\n---\n\n### 【需要重新检索的内容】  \n- **超低压输出级结构**：当前缺失Class-AB替代方案（如电荷泵偏置、自适应当栅压技术）  \n- **亚阈值区温度补偿**：Answer提及温度系数-1mV/℃，但未给出补偿电路具体实现（如PTAT偏置）  \n- **医疗电子噪声标准**：ECG/EMG的行业噪声限值（如AAMI EC11:1991标准要求<10μVpp噪声）  \n\n---\n\n### 【修改优先级】  \n- **高优先级**：重构逻辑一致性（明确设计目标切换点 + 补全输出级分析）  \n- **中优先级**：修正跨导/噪声模型矛盾（补充公式推导 + 统一参数基准）  \n- **低优先级**：优化工艺成本描述（增加FD-SOI性能-成本量化曲线）  \n</review>  \n\n> 补充说明：该思维链在**模块化技术分解**（如差分输入级、噪声优化）和**工艺认知深度**（如FD-SOI特性）方面表现优异，主要失分点在于**系统集成逻辑**的断裂。建议优先补全\"常规设计→超低压适配\"的技术演进路径，保持各级参数缩放的自洽性。"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**术语使用不一致与模糊表达**：如“体驱动”、“亚阈值工作模式”等专业术语缺乏统一定义，部分技术描述（如“纳米级的工艺控制”）过于笼统，未明确具体工艺节点或设计约束。",
            "**结构组织略显松散**：Answer部分虽有条目式分类，但各节之间逻辑衔接不够紧密，部分内容重复（如噪声分析在原理和关键技术细节中均有出现），缺少清晰的技术流程图或设计框图辅助说明。",
            "**关键信息缺失或简化过度**：未提及偏置电路设计、温度稳定性措施、电源抑制比(PSRR)的具体实现方式；对米勒补偿以外的频率补偿方法（如前馈、反馈零点补偿）也未做比较。"
          ],
          "improvement_suggestions": [
            "**术语标准化与定义补充**：为“体驱动”、“亚阈值工作模式”、“共模反馈”等核心概念提供简明定义，并在首次出现时标注英文术语（如Body-Driven, Subthreshold Operation），增强国际通用性。",
            "**优化内容结构与逻辑流**：建议采用模块化结构，例如：",
            "**补充关键设计环节与对比分析**：增加偏置电路设计（如带隙基准、电流镜）、温度补偿机制（如PTAT电流源）、其他频率补偿方案等内容，并进行优劣对比，提升设计决策的完整性与说服力。"
          ],
          "retrieval_needs": [
            "FD-SOI工艺对体驱动效率提升的具体数据来源及文献引用",
            "医疗植入设备中ECG、EMG信号处理对运放GBW的实际需求范围",
            "不同补偿结构（如Miller、Nested Miller、Feedforward Zero Cancellation）的稳定性和带宽影响对比研究"
          ],
          "priority_modifications": {
            "high": "补充偏置电路设计与稳定性补偿策略的完整分析",
            "medium": "统一术语定义并优化整体结构逻辑",
            "low": "增加FD-SOI工艺与医疗应用场景的详细数据支持（如有可靠文献可直接引用）"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5/10\n\n【主要问题】:\n1. **术语使用不一致与模糊表达**：如“体驱动”、“亚阈值工作模式”等专业术语缺乏统一定义，部分技术描述（如“纳米级的工艺控制”）过于笼统，未明确具体工艺节点或设计约束。\n2. **结构组织略显松散**：Answer部分虽有条目式分类，但各节之间逻辑衔接不够紧密，部分内容重复（如噪声分析在原理和关键技术细节中均有出现），缺少清晰的技术流程图或设计框图辅助说明。\n3. **关键信息缺失或简化过度**：未提及偏置电路设计、温度稳定性措施、电源抑制比(PSRR)的具体实现方式；对米勒补偿以外的频率补偿方法（如前馈、反馈零点补偿）也未做比较。\n\n【改进建议】:\n1. **术语标准化与定义补充**：为“体驱动”、“亚阈值工作模式”、“共模反馈”等核心概念提供简明定义，并在首次出现时标注英文术语（如Body-Driven, Subthreshold Operation），增强国际通用性。\n2. **优化内容结构与逻辑流**：建议采用模块化结构，例如：\n   - 设计目标与规格\n   - 架构选择与拓扑结构\n   - 各级电路设计与参数计算\n   - 稳定性与补偿策略\n   - 噪声、失调与匹配分析\n   - 工艺与版图考虑\n   - 实际应用与性能验证\n3. **补充关键设计环节与对比分析**：增加偏置电路设计（如带隙基准、电流镜）、温度补偿机制（如PTAT电流源）、其他频率补偿方案等内容，并进行优劣对比，提升设计决策的完整性与说服力。\n\n【需要重新检索的内容】:\n- FD-SOI工艺对体驱动效率提升的具体数据来源及文献引用\n- 医疗植入设备中ECG、EMG信号处理对运放GBW的实际需求范围\n- 不同补偿结构（如Miller、Nested Miller、Feedforward Zero Cancellation）的稳定性和带宽影响对比研究\n\n【修改优先级】:\n- 高优先级: 补充偏置电路设计与稳定性补偿策略的完整分析\n- 中优先级: 统一术语定义并优化整体结构逻辑\n- 低优先级: 增加FD-SOI工艺与医疗应用场景的详细数据支持（如有可靠文献可直接引用）\n\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 7.0,
      "improvement_strategy": "moderate_improvement",
      "critical_issues": [
        "[expert_a] **逻辑链条断裂**",
        "[expert_a] **技术参数矛盾**",
        "[expert_a] **关键模块缺失**",
        "[expert_b] **术语使用不一致与模糊表达**：如“体驱动”、“亚阈值工作模式”等专业术语缺乏统一定义，部分技术描述（如“纳米级的工艺控制”）过于笼统，未明确具体工艺节点或设计约束。",
        "[expert_b] **结构组织略显松散**：Answer部分虽有条目式分类，但各节之间逻辑衔接不够紧密，部分内容重复（如噪声分析在原理和关键技术细节中均有出现），缺少清晰的技术流程图或设计框图辅助说明。"
      ],
      "improvement_suggestions": [
        "[expert_a] **重建逻辑主线**",
        "[expert_a] **修正技术模型**",
        "[expert_a] **增强因果论证**",
        "[expert_b] **术语标准化与定义补充**：为“体驱动”、“亚阈值工作模式”、“共模反馈”等核心概念提供简明定义，并在首次出现时标注英文术语（如Body-Driven, Subthreshold Operation），增强国际通用性。",
        "[expert_b] **优化内容结构与逻辑流**：建议采用模块化结构，例如：",
        "[expert_b] **补充关键设计环节与对比分析**：增加偏置电路设计（如带隙基准、电流镜）、温度补偿机制（如PTAT电流源）、其他频率补偿方案等内容，并进行优劣对比，提升设计决策的完整性与说服力。"
      ],
      "retrieval_requirements": [
        "不同补偿结构（如Miller、Nested Miller、Feedforward Zero Cancellation）的稳定性和带宽影响对比研究",
        "**超低压输出级结构**：当前缺失Class-AB替代方案（如电荷泵偏置、自适应当栅压技术）",
        "FD-SOI工艺对体驱动效率提升的具体数据来源及文献引用",
        "医疗植入设备中ECG、EMG信号处理对运放GBW的实际需求范围",
        "**亚阈值区温度补偿**：Answer提及温度系数-1mV/℃，但未给出补偿电路具体实现（如PTAT偏置）",
        "**医疗电子噪声标准**：ECG/EMG的行业噪声限值（如AAMI EC11:1991标准要求<10μVpp噪声）",
        "--"
      ],
      "priority_modifications": {
        "high": [
          "[expert_b] 补充偏置电路设计与稳定性补偿策略的完整分析"
        ],
        "medium": [
          "[expert_b] 统一术语定义并优化整体结构逻辑"
        ],
        "low": [
          "[expert_b] 增加FD-SOI工艺与医疗应用场景的详细数据支持（如有可靠文献可直接引用）"
        ]
      },
      "recommended_actions": [
        "优化logic部分的表达",
        "增强think部分的证据支撑",
        "完善answer部分的技术细节",
        "高优先级: [expert_b] 补充偏置电路设计与稳定性补偿策略的完整分析"
      ]
    }
  },
  "pipeline_success": true
}