# ðŸ§  Microprocessor Abstraction & Register Architecture

---

## ðŸ“Œ Recap

- Memory is modeled as a **black box**:
    - **Bidirectional Data Bus**
    - **Unidirectional Address Bus**
    - Controlled entirely by the **Microprocessor (ÂµP)**
    - Commands used: `READ` and `WRITE`

---

## ðŸŽ¯ Objective of the Microprocessor

- **Main Job**: Execute a program stored in memory between locations `X` and `Y`.
- Tasks performed:
    1. **Fetch**
    2. **Decode**
    3. **Execute**

This cycle is often written as:

```
F â†’ D â†’ E
```

---

## ðŸ” Instruction Cycle (F-D-E)

- For `M` instructions between `X` and `Y`:
    
    `F1 D1 E1 F2 D2 E2 ... FM DM EM`
    
- Modern microprocessors use **pipelining**:
    
    - Parallelizes fetch, decode, and execute phases.
        
    - Increases **throughput** using **instruction prefetching**.
        

---

## ðŸ§± Registers Needed for Execution

### ðŸ§­ Instruction Pointer (IP/EIP)

- Stores the **current instruction address**.
    
- For example:
    
    text
    
    CopyEdit
    
    `IP â† X  (Start of program)`
    
- After each execution, it's automatically incremented by the instruction's length `N`.
    

|Register|Width|Description|
|---|---|---|
|IP|16-bit|8086 Instruction Pointer|
|EIP|32-bit|Extended IP for x86 and above|

---

## âš™ï¸ Execution: ALU and Operands

### ðŸ§® Arithmetic Logic Unit (ALU)

- Requires **two operands**.
    
- Typically one operand is a **general-purpose register**.
    

---

## ðŸ“¦ General Purpose Registers (GPRs)

Each has:

- A 16-bit form: e.g., `AX`
    
- 8-bit subparts: `AH` (high), `AL` (low)
    
- 32-bit extended form: `EAX`
    

|Register|8-bit High|8-bit Low|16-bit|32-bit|
|---|---|---|---|---|
|A|AH|AL|AX|EAX|
|B|BH|BL|BX|EBX|
|C|CH|CL|CX|ECX|
|D|DH|DL|DX|EDX|

> These are used for arithmetic, logic, and memory operations.

---

## ðŸªœ Stack Operations

### ðŸ”‚ Stack Registers

|Register|16-bit|32-bit|Purpose|
|---|---|---|---|
|SP|SP|ESP|Stack Pointer (Top of Stack)|
|BP|BP|EBP|Base Pointer (Frame Access)|

> LIFO memory structure used for:
> 
> - Function calls
>     
> - Local variable storage
>     

---

## ðŸ“ String/Array Operations

### ðŸ§® Index Registers

|Register|16-bit|32-bit|Use|
|---|---|---|---|
|SI|SI|ESI|Source Index (Strings)|
|DI|DI|EDI|Destination Index (Strings)|

---

## ðŸ§± Segment Registers

Used to partition memory into logical segments:

|Register|16-bit|32-bit|Role|
|---|---|---|---|
|CS|CS|ECS|Code Segment|
|DS|DS|EDS|Data Segment|
|SS|SS|ESS|Stack Segment|
|ES|ES|EES|Extra Segment|

### ðŸ”„ Address Construction

- Full address is **not** just EIP or ESP.
    
- Constructed as:
    
    text
    
    CopyEdit
    
    `Segment:Offset`
    
    Examples:
    
    - Code: `CS:EIP`
        
    - Stack: `SS:ESP` or `SS:EBP`
        
    - Data: `DS:EAX`, `DS:EBX`
        
    - Extra: `ES:EDI`
        

---

## ðŸš© Flag Register (Status Flags)

Indicates the outcome of ALU operations:

|Flag|Description|
|---|---|
|Zero Flag (ZF)|Set if result is zero|
|Sign Flag (SF)|Set if result is negative|
|Carry Flag (CF)|Set if there's an arithmetic carry/borrow|
|Overflow (OF)|Set if signed overflow occurs|

> Flags are used in **conditional branching and loops**.

---

## ðŸ§µ Summary

To execute the **Fetch-Decode-Execute (F-D-E)** cycle, a microprocessor needs:

- **Instruction Register (EIP)** â€“ tracks current instruction.
    
- **General Purpose Registers** â€“ store operands and results.
    
- **Stack Registers** â€“ handle call stacks and function scopes.
    
- **Index Registers** â€“ support string/array operations.
    
- **Segment Registers** â€“ map logical segments to memory.
    
- **Flag Register** â€“ enables decision-making in code.
    

---

## ðŸ”œ Next Lecture

Will likely cover:

- **Move instructions**
    
- **ALU operations**
    
- **Practical register usage in C**