Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug  5 14:25:06 2023
| Host         : SY running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   285 |
|    Minimum number of control sets                        |   284 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   663 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   285 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   233 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |          139 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             567 |          204 |
| Yes          | No                    | No                     |            3165 |         1616 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           14697 |         6774 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                       Enable Signal                                                                                      |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                         | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                         | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in |                                                                                                                          |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in |                                                                                                                          |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   |                                                                                                                          |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                          |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                        |                                                                                                                          |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                         | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                2 |              3 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_confreg/state_count0                                                                                                   |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1  |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu_resetn_reg_rep__1_n_0                                                                                                                                                                |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/simple_sram_axi_bridge_item/i___1_n_0                                                                                                                                              |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                       |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                4 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_head[3]_i_1_n_0                                                                                                                           | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/queue_tail_reg[2]_37                                                                                               |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/queue_tail_reg[2]_36                                                                                               |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/queue_tail_reg[2]_35                                                                                               |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/queue_tail_reg[2]_34                                                                                               |                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__1                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_1_n_0                                                                                                                            | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]_4                                                                                                                    |                                                                                                                          |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]_3                                                                                                                    |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]_2                                                                                                                    |                                                                                                                          |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]_1                                                                                                                    |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/TlbGRegs43_out                                                                                                                                |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/TlbGRegs                                                                                                                                      |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]_0                                                                                                                    |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[1]                                                                                                                      |                                                                                                                          |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0              |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__1_0                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/state_count_reg[3]                                                                                                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line2_now_valid_o_reg_1                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0              |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0]                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/count[5]_i_1_n_0                                                            |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                       |                                                                                                                          |                1 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                              | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_uart_valid                                                                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[622]_4[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[611]_1[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                9 |             12 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                             |                                                                                                                          |                5 |             13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/rcs_eq_lookup                                                                                                                   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                6 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[0].data_queue[0][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                5 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[1].data_queue[1][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                9 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[2].data_queue[2][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[3].data_queue[3][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[4].data_queue[4][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[5].data_queue[5][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[6].data_queue[6][15]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[0].data_queue[0][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                6 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[1].data_queue[1][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[2].data_queue[2][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[3].data_queue[3][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[4].data_queue[4][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[5].data_queue[5][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                9 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[6].data_queue[6][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][15]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/rcs_eq_lookup                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             18 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/busy01_out                                                                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             18 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[286]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             19 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_confreg/step0_count0                                                                                                   |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_confreg/step1_count0                                                                                                   |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[608]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             20 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             20 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[287]_0                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                6 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_confreg/key_count0                                                                                                     |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |               11 |             21 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |               11 |             21 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                8 |             21 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/btb_ram_item_i_122_0                                                           |                4 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[5].data_queue[5][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[0].data_queue[0][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[1].data_queue[1][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[2].data_queue[2][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               14 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[3].data_queue[3][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[4].data_queue[4][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[6].data_queue[6][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_cpu_request_part2_Queue/data_loop[7].data_queue[7][21]_i_1_n_0                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[0].data_queue[0][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[1].data_queue[1][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[2].data_queue[2][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[3].data_queue[3][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[4].data_queue[4][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                6 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[5].data_queue[5][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[6].data_queue[6][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part2_Queue/data_loop[7].data_queue[7][21]_i_1__1_n_0                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               17 |             22 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[135]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__2_4[0]                                                                                                                    |                                                                                                                          |               17 |             27 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__2[0]                                                                                                                      |                                                                                                                          |               15 |             27 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |               10 |             29 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |               10 |             29 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o_reg_1                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               24 |             30 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___303_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___336_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___369_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___237_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___39_n_0                                                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___402_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___204_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___435_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___468_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___501_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___534_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___5_n_0                                                                                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___567_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer0[31]_i_1_n_0                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___600_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___633_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___666_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___699_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___72_n_0                                                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[623]_7[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[622]_7[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___732_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[622]_2[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[622]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                           |                                                                                                                          |                9 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr1                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder[31]_i_1_n_0                                                                                                               |                                                                                                                          |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr0                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr3                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr5                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr6                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr7                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_io_simu                                                                                                                                                                  | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr4                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr2                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_wdata_r                                                                                                                                                                   |                                                                                                                          |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___171_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/exrt_axi_rdata_buffer3[31]_i_1__0_n_0                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/exrt_axi_rdata_buffer2[31]_i_1__0_n_0                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/exrt_axi_rdata_buffer1[31]_i_1__0_n_0                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/exrt_axi_rdata_buffer0[31]_i_1__0_n_0                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail[3]_i_1_n_0                                                                                                                           | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___105_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer3[31]_i_1_n_0                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer2[31]_i_1_n_0                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1[31]_i_1_n_0                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___270_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___138_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[611]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/p_1_in                                                                                                                                                | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___996_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___963_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___930_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___897_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/timer_en_reg_0[0]                                                                                                                             |                                                                                                                          |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[140]_2[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[142]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[143]_0[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_3[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_4[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_5[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___765_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[608]_1[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___798_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___831_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/i___864_n_0                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/E[0]                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               12 |             33 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_rdata_reg0                                                                                                                                                                | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             33 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                          |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg1                                                                                                                                                                  | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg0                                                                                                                                                                  | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               14 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                          |               10 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                          |                                                                                                                          |               12 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                          |               13 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/predict_valid_o_reg[0]                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             35 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/simple_sram_axi_bridge_item/axi_cache_re                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             35 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[5].data_queue[5][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                8 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[7].data_queue[7][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               14 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[6].data_queue[6][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[4].data_queue[4][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                9 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[3].data_queue[3][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               14 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[2].data_queue[2][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |                9 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[1].data_queue[1][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               10 |             37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/store_buffer_queue/data_loop[0].data_queue[0][35]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               11 |             37 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               21 |             49 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_num                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               30 |             64 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/inst_rdata_buffer_o[64]_i_1_n_0                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               20 |             65 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/idle_stall_reg_reg[0]                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               18 |             65 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                          |                                                                                                                          |               16 |             67 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |               25 |             69 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_30[0]                                                                                                                |                                                                                                                          |               35 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_15[0]                                                                                                                |                                                                                                                          |               43 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_10[0]                                                                                                                |                                                                                                                          |               40 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_23[0]                                                                                                                |                                                                                                                          |               45 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_40[0]                                                                                                                |                                                                                                                          |               57 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_33[0]                                                                                                                |                                                                                                                          |               38 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_22[0]                                                                                                                |                                                                                                                          |               55 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_3[0]                                                                                                                 |                                                                                                                          |               43 |             83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_20[0]                                                                                                                |                                                                                                                          |               47 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_19[0]                                                                                                                |                                                                                                                          |               47 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_39[0]                                                                                                                |                                                                                                                          |               49 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_21[0]                                                                                                                |                                                                                                                          |               54 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_28[0]                                                                                                                |                                                                                                                          |               43 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_27[0]                                                                                                                |                                                                                                                          |               41 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_24[0]                                                                                                                |                                                                                                                          |               39 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_25[0]                                                                                                                |                                                                                                                          |               48 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_26[0]                                                                                                                |                                                                                                                          |               39 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_16[0]                                                                                                                |                                                                                                                          |               50 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_4[0]                                                                                                                 |                                                                                                                          |               44 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_38[0]                                                                                                                |                                                                                                                          |               48 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_37[0]                                                                                                                |                                                                                                                          |               44 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_36[0]                                                                                                                |                                                                                                                          |               51 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_35[0]                                                                                                                |                                                                                                                          |               38 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_34[0]                                                                                                                |                                                                                                                          |               38 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_5[0]                                                                                                                 |                                                                                                                          |               37 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_6[0]                                                                                                                 |                                                                                                                          |               48 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_7[0]                                                                                                                 |                                                                                                                          |               46 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_8[0]                                                                                                                 |                                                                                                                          |               45 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_9[0]                                                                                                                 |                                                                                                                          |               57 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_17[0]                                                                                                                |                                                                                                                          |               47 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_29[0]                                                                                                                |                                                                                                                          |               47 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/refill_rand_index_reg[3]_18[0]                                                                                                                |                                                                                                                          |               56 |             88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/if_valid_o_reg_0[0]                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               45 |            129 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_data_queue[0][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               82 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[10].inst_data_queue[10][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               78 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_data_queue[11][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               93 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_data_queue[12][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               73 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data0_queue[4][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               73 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_data_queue[13][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               87 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_data_queue[14][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               77 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_data_queue[15][177]_i_1_n_0                                                                                                  | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               90 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[1].inst_data_queue[1][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               86 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[2].data0_queue[2][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               68 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[2].inst_data_queue[2][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               81 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[2].data1_queue[2][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               62 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[2].data0_queue[2][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               58 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[1].data1_queue[1][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               59 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[1].data0_queue[1][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               61 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[0].data1_queue[0][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               59 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[0].data0_queue[0][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               61 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[0].data0_queue[0][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               78 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[0].data1_queue[0][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               79 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[1].data0_queue[1][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               73 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[1].data1_queue[1][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               70 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[3].data0_queue[3][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               70 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[2].data1_queue[2][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               71 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data0_queue[3][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               69 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[7].data1_queue[7][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               93 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[7].data0_queue[7][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               87 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[6].data1_queue[6][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               77 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[6].data0_queue[6][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               73 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[5].data1_queue[5][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               76 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[5].data0_queue[5][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               77 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue[4][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               71 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue[3][148]_i_1_n_0                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               69 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[4].data0_queue[4][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               58 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue[3][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               78 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue[4][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               71 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[5].inst_data_queue[5][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               86 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_data_queue[6][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               79 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_data_queue[7][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               86 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_data_queue[8][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               87 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[9].inst_data_queue[9][177]_i_1_n_0                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/queue_head0                                                                   |               97 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data1_queue[7][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               84 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data0_queue[7][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               82 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[6].data1_queue[6][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               70 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[6].data0_queue[6][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               65 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[5].data1_queue[5][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               66 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[5].data0_queue[5][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               54 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[4].data1_queue[4][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               57 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[3].data1_queue[3][148]_i_1__0_n_0                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               66 |            149 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/simple_sram_axi_bridge_item/i___2_n_0                                                                                                                                              | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               66 |            162 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_3[0]                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |               55 |            169 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          |                                                                                                                          |              123 |            233 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |              113 |            298 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/line2_now_valid_o_reg_2                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |              147 |            508 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep__1_15                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |              274 |            687 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/E[0]                                                                                                                                   | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |              292 |            954 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg_2[0]                                                                                                                     | u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0]                                                                                 |              458 |           1186 |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


