{"hierarchy":{"top_level":4,"1":{"insts":{"MPD":2,"MPC":2,"MNB":3,"MND":3,"MPA":2,"MPB":2,"MNC":3,"MNA":3}},"4":{"insts":{"VD":5,"C0":6,"VC":5,"I4":1,"VB":5,"VA":5,"V":7}}},"modelMap":{"modp":[2],"modn":[3],"ycircuitcustom":[1],"vsource":[7,5],"capacitor":[6]},"cellviews":[["lab2024","ycircuitcustom","schematic"],["PRIMLIB","pmos4","spectre"],["PRIMLIB","nmos4","spectre"],["lab2024","tb_ycircuitcustom","schematic"],["analogLib","vpulse","spectre"],["analogLib","cap","spectre"],["analogLib","vdc","spectre"]]}
