<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int')">gem_reg_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/GbE/hdl/gem_reg_int.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/GbE/hdl/gem_reg_int.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176279"  onclick="showContent('inst_tag_176279')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176279_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176279_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176279_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176279_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176280"  onclick="showContent('inst_tag_176280')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176280_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176280_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176280_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176280_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176281"  onclick="showContent('inst_tag_176281')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176281_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176281_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176281_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176281_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176282"  onclick="showContent('inst_tag_176282')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176282_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176282_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176282_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176282_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176283"  onclick="showContent('inst_tag_176283')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176283_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176283_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176283_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176283_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176286"  onclick="showContent('inst_tag_176286')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176286_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176286_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176286_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176286_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176288"  onclick="showContent('inst_tag_176288')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176288_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176288_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176288_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176288_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176290"  onclick="showContent('inst_tag_176290')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176290_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176290_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176290_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176290_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176291"  onclick="showContent('inst_tag_176291')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176291_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176291_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176291_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176291_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176292"  onclick="showContent('inst_tag_176292')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176292_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176292_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176292_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176292_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176293"  onclick="showContent('inst_tag_176293')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176293_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176293_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176293_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176293_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176294"  onclick="showContent('inst_tag_176294')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176294_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176294_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176294_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176294_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176295"  onclick="showContent('inst_tag_176295')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176295_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176295_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176295_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176295_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176296"  onclick="showContent('inst_tag_176296')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176296_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176296_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176296_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176296_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176297"  onclick="showContent('inst_tag_176297')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176297_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176297_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176297_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176297_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176298"  onclick="showContent('inst_tag_176298')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176298_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176298_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176298_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176298_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176299"  onclick="showContent('inst_tag_176299')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176299_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176299_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176299_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176299_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176301"  onclick="showContent('inst_tag_176301')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176301_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176301_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176301_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176301_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176302"  onclick="showContent('inst_tag_176302')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176302_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176302_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176302_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176302_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176303"  onclick="showContent('inst_tag_176303')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176303_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176303_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176303_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176303_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176304"  onclick="showContent('inst_tag_176304')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176304_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176304_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176304_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176304_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176277"  onclick="showContent('inst_tag_176277')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176277_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176277_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176277_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176277_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176278"  onclick="showContent('inst_tag_176278')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176278_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176278_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176278_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176278_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176284"  onclick="showContent('inst_tag_176284')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176284_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176284_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176284_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176284_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176285"  onclick="showContent('inst_tag_176285')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176285_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176285_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176285_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176285_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176287"  onclick="showContent('inst_tag_176287')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176287_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176287_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176287_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176287_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176289"  onclick="showContent('inst_tag_176289')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176289_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176289_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176289_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176289_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2408.html#inst_tag_176300"  onclick="showContent('inst_tag_176300')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176300_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176300_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176300_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176300_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_176279'>
<hr>
<a name="inst_tag_176279"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176279" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176279_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176279_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176279_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176279_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176280'>
<hr>
<a name="inst_tag_176280"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176280" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176280_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176280_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176280_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176280_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176281'>
<hr>
<a name="inst_tag_176281"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176281" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176281_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176281_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176281_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176281_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176282'>
<hr>
<a name="inst_tag_176282"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176282" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176282_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176282_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176282_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176282_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176283'>
<hr>
<a name="inst_tag_176283"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176283" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176283_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176283_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176283_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176283_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176286'>
<hr>
<a name="inst_tag_176286"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176286" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176286_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176286_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176286_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176286_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176288'>
<hr>
<a name="inst_tag_176288"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176288" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176288_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176288_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176288_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176288_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176290'>
<hr>
<a name="inst_tag_176290"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176290" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176290_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176290_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176290_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176290_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176291'>
<hr>
<a name="inst_tag_176291"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176291" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176291_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176291_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176291_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176291_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176292'>
<hr>
<a name="inst_tag_176292"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176292" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176292_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176292_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176292_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176292_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176293'>
<hr>
<a name="inst_tag_176293"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176293" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176293_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176293_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176293_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176293_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176294'>
<hr>
<a name="inst_tag_176294"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176294" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176294_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176294_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176294_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176294_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176295'>
<hr>
<a name="inst_tag_176295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176295" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176295_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176295_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176295_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176295_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176296'>
<hr>
<a name="inst_tag_176296"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176296" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176296_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176296_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176296_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176296_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176297'>
<hr>
<a name="inst_tag_176297"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176297" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176297_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176297_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176297_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176297_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176298'>
<hr>
<a name="inst_tag_176298"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176298" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176298_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176298_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176298_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176298_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176299'>
<hr>
<a name="inst_tag_176299"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176299" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176299_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176299_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176299_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176299_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176301'>
<hr>
<a name="inst_tag_176301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176301" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176301_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176301_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176301_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176301_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176302'>
<hr>
<a name="inst_tag_176302"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176302" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176302_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176302_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176302_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176302_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176303'>
<hr>
<a name="inst_tag_176303"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176303" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176303_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176303_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176303_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176303_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176304'>
<hr>
<a name="inst_tag_176304"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176304" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176304_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176304_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2408.html#inst_tag_176304_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2408.html#inst_tag_176304_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176277'>
<hr>
<a name="inst_tag_176277"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176277" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176277_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176277_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176277_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176277_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176278'>
<hr>
<a name="inst_tag_176278"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176278" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176278_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176278_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176278_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176278_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176284'>
<hr>
<a name="inst_tag_176284"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176284" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176284_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176284_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176284_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176284_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176285'>
<hr>
<a name="inst_tag_176285"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176285" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176285_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176285_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176285_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176285_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176287'>
<hr>
<a name="inst_tag_176287"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176287" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176287_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176287_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176287_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176287_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176289'>
<hr>
<a name="inst_tag_176289"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176289" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176289_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176289_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176289_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176289_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176300'>
<hr>
<a name="inst_tag_176300"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176300" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176300_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2408.html#inst_tag_176300_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176300_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2408.html#inst_tag_176300_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_39248" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2408.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2408.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2408.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2408.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176279'>
<a name="inst_tag_176279_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176279" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176279_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176279" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176279_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176279" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176279_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176279" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176280'>
<a name="inst_tag_176280_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176280" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176280_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176280" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176280_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176280" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176280_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176280" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176281'>
<a name="inst_tag_176281_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176281" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176281_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176281" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176281_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176281" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176281_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176281" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176282'>
<a name="inst_tag_176282_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176282" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176282_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176282" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176282_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176282" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176282_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176282" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176283'>
<a name="inst_tag_176283_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176283" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176283_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176283" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176283_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176283" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176283_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176283" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176286'>
<a name="inst_tag_176286_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176286" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176286_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176286" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176286_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176286" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176286_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176286" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176288'>
<a name="inst_tag_176288_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176288" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176288_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176288" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176288_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176288" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176288_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176288" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176290'>
<a name="inst_tag_176290_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176290" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176290_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176290" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176290_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176290" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176290_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176290" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176291'>
<a name="inst_tag_176291_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176291" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176291_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176291" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176291_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176291" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176291_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176291" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176292'>
<a name="inst_tag_176292_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176292" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176292_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176292" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176292_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176292" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176292_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176292" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176293'>
<a name="inst_tag_176293_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176293" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176293_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176293" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176293_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176293" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176293_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176293" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176294'>
<a name="inst_tag_176294_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176294" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176294_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176294" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176294_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176294" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176294_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176294" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176295'>
<a name="inst_tag_176295_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176295" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176295_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176295" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176295_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176295" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176295_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176295" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176296'>
<a name="inst_tag_176296_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176296" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176296_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176296" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176296_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176296" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176296_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176296" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176297'>
<a name="inst_tag_176297_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176297" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176297_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176297" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176297_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176297" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176297_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176297" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176298'>
<a name="inst_tag_176298_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176298" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176298_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176298" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176298_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176298" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176298_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176298" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176299'>
<a name="inst_tag_176299_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176299" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176299_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176299" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176299_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176299" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176299_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176299" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176301'>
<a name="inst_tag_176301_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176301" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176301_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176301" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176301_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176301" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176301_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176301" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176302'>
<a name="inst_tag_176302_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176302" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176302_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176302" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176302_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176302" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176302_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176302" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176303'>
<a name="inst_tag_176303_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176303" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176303_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176303" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176303_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176303" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176303_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176303" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176304'>
<a name="inst_tag_176304_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176304" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176304_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176304" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176304_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176304" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176304_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176304" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176277'>
<a name="inst_tag_176277_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176277" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176277_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176277" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176277_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176277" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176277_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176277" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176278'>
<a name="inst_tag_176278_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176278" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176278_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176278" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176278_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176278" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176278_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176278" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176284'>
<a name="inst_tag_176284_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176284" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176284_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176284" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176284_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176284" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176284_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176284" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176285'>
<a name="inst_tag_176285_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176285" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176285_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176285" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176285_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176285" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176285_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176285" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176287'>
<a name="inst_tag_176287_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176287" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176287_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176287" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176287_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176287" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176287_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176287" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176289'>
<a name="inst_tag_176289_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176289" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176289_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176289" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176289_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176289" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176289_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176289" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176300'>
<a name="inst_tag_176300_Line"></a>
<b>Line Coverage for Instance : <a href="mod2408.html#inst_tag_176300" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176300_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2408.html#inst_tag_176300" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176300_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2408.html#inst_tag_176300" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176300_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2408.html#inst_tag_176300" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_176277">
    <li>
      <a href="#inst_tag_176277_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176277_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176277_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176277_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176278">
    <li>
      <a href="#inst_tag_176278_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176278_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176278_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176278_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176279">
    <li>
      <a href="#inst_tag_176279_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176279_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176279_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176279_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176280">
    <li>
      <a href="#inst_tag_176280_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176280_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176280_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176280_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176281">
    <li>
      <a href="#inst_tag_176281_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176281_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176281_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176281_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176282">
    <li>
      <a href="#inst_tag_176282_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176282_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176282_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176282_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176283">
    <li>
      <a href="#inst_tag_176283_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176283_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176283_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176283_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176284">
    <li>
      <a href="#inst_tag_176284_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176284_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176284_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176284_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176285">
    <li>
      <a href="#inst_tag_176285_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176285_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176285_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176285_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176286">
    <li>
      <a href="#inst_tag_176286_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176286_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176286_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176286_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176287">
    <li>
      <a href="#inst_tag_176287_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176287_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176287_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176287_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176288">
    <li>
      <a href="#inst_tag_176288_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176288_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176288_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176288_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176289">
    <li>
      <a href="#inst_tag_176289_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176289_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176289_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176289_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176290">
    <li>
      <a href="#inst_tag_176290_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176290_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176290_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176290_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176291">
    <li>
      <a href="#inst_tag_176291_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176291_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176291_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176291_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176292">
    <li>
      <a href="#inst_tag_176292_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176292_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176292_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176292_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176293">
    <li>
      <a href="#inst_tag_176293_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176293_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176293_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176293_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176294">
    <li>
      <a href="#inst_tag_176294_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176294_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176294_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176294_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176295">
    <li>
      <a href="#inst_tag_176295_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176295_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176295_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176295_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176296">
    <li>
      <a href="#inst_tag_176296_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176296_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176296_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176296_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176297">
    <li>
      <a href="#inst_tag_176297_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176297_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176297_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176297_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176298">
    <li>
      <a href="#inst_tag_176298_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176298_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176298_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176298_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176299">
    <li>
      <a href="#inst_tag_176299_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176299_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176299_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176299_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176300">
    <li>
      <a href="#inst_tag_176300_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176300_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176300_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176300_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176301">
    <li>
      <a href="#inst_tag_176301_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176301_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176301_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176301_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176302">
    <li>
      <a href="#inst_tag_176302_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176302_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176302_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176302_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176303">
    <li>
      <a href="#inst_tag_176303_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176303_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176303_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176303_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176304">
    <li>
      <a href="#inst_tag_176304_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176304_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176304_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176304_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_reg_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
