TimeQuest Timing Analyzer report for WaveformGenerator
Mon Aug 24 16:21:59 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FrequencyRegulator:inst4|clk_div'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'FrequencyRegulator:inst4|clk_div'
 15. Slow Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'FrequencyRegulator:inst4|clk_div'
 29. Fast Model Setup: 'clk'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'FrequencyRegulator:inst4|clk_div'
 32. Fast Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; WaveformGenerator                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                              ;
; FrequencyRegulator:inst4|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FrequencyRegulator:inst4|clk_div } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 145.31 MHz ; 145.31 MHz      ; FrequencyRegulator:inst4|clk_div ;      ;
; 377.07 MHz ; 377.07 MHz      ; clk                              ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -5.882 ; -164.179      ;
; clk                              ; -1.652 ; -14.204       ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -2.209 ; -2.209        ;
; FrequencyRegulator:inst4|clk_div ; 0.391  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -1.423 ; -132.920      ;
; clk                              ; -1.380 ; -10.380       ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.882 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.928      ;
; -5.867 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.912      ;
; -5.821 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.867      ;
; -5.806 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.851      ;
; -5.770 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.816      ;
; -5.721 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.765      ;
; -5.709 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.755      ;
; -5.706 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.749      ;
; -5.694 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.740      ;
; -5.679 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.724      ;
; -5.654 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.698      ;
; -5.639 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.682      ;
; -5.638 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.684      ;
; -5.623 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.668      ;
; -5.609 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.653      ;
; -5.606 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.652      ;
; -5.588 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.628      ;
; -5.587 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.633      ;
; -5.583 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.627      ;
; -5.582 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.628      ;
; -5.572 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.617      ;
; -5.568 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.611      ;
; -5.554 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.599      ;
; -5.545 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.591      ;
; -5.542 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.586      ;
; -5.527 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.567      ;
; -5.526 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.572      ;
; -5.494 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.540      ;
; -5.493 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.538      ;
; -5.479 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.521      ;
; -5.475 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.521      ;
; -5.471 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.515      ;
; -5.462 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.505      ;
; -5.445 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.489      ;
; -5.427 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.465      ;
; -5.421 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.467      ;
; -5.418 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.464      ;
; -5.406 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.451      ;
; -5.400 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.440      ;
; -5.393 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.436      ;
; -5.382 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.428      ;
; -5.378 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.422      ;
; -5.366 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.411      ;
; -5.365 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.409      ;
; -5.362 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.408      ;
; -5.360 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.404      ;
; -5.360 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.398      ;
; -5.354 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.400      ;
; -5.347 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.391      ;
; -5.345 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.388      ;
; -5.344 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.384      ;
; -5.339 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.384      ;
; -5.336 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.380      ;
; -5.332 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.375      ;
; -5.326 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.369      ;
; -5.321 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.364      ;
; -5.311 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.357      ;
; -5.310 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.355      ;
; -5.309 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.355      ;
; -5.307 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.351      ;
; -5.293 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.333      ;
; -5.289 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.327      ;
; -5.281 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.326      ;
; -5.265 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.309      ;
; -5.261 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.307      ;
; -5.259 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.304      ;
; -5.255 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.298      ;
; -5.250 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.293      ;
; -5.248 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.292      ;
; -5.242 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.288      ;
; -5.235 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.279      ;
; -5.224 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.268      ;
; -5.218 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.264      ;
; -5.208 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.253      ;
; -5.201 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.245      ;
; -5.200 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.240      ;
; -5.190 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.236      ;
; -5.184 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.230      ;
; -5.183 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.221      ;
; -5.175 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.220      ;
; -5.166 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.211      ;
; -5.153 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.197      ;
; -5.149 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.192      ;
; -5.147 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.192      ;
; -5.145 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.191      ;
; -5.127 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.167      ;
; -5.093 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.009      ; 6.138      ;
; -5.084 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.128      ;
; -5.078 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.124      ;
; -5.078 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.010      ; 6.124      ;
; -5.071 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.115      ;
; -5.066 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.104      ;
; -5.060 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.104      ;
; -5.060 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 6.100      ;
; -5.053 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.091      ;
; -5.047 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.090      ;
; -5.042 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 6.080      ;
; -5.034 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.008      ; 6.078      ;
; -5.032 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 6.075      ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.652 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.688      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.622 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.658      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.520 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.556      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.512 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.548      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.508 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.544      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.507 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.543      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.525      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -1.235 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.271      ;
; -0.988 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.024      ;
; -0.958 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.994      ;
; -0.856 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.892      ;
; -0.848 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.884      ;
; -0.844 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.880      ;
; -0.843 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.879      ;
; -0.825 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.861      ;
; -0.571 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.607      ;
; 2.479  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 1.000        ; 2.350      ; 0.657      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.209 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; -0.500       ; 2.350      ; 0.657      ;
; 0.806  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.811  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.077      ;
; 0.812  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.844  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.987  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 1.011  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.277      ;
; 1.189  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.194  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.460      ;
; 1.195  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.461      ;
; 1.230  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.265  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.266  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.301  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.567      ;
; 1.302  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.569      ;
; 1.336  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.602      ;
; 1.337  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.603      ;
; 1.341  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.607      ;
; 1.372  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.638      ;
; 1.373  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.639      ;
; 1.407  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.673      ;
; 1.443  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.709      ;
; 1.444  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.710      ;
; 1.463  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.729      ;
; 1.478  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.744      ;
; 1.514  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.780      ;
; 1.534  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.800      ;
; 1.585  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.851      ;
; 1.595  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.605  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.871      ;
; 1.613  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.614  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.618  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.626  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.676  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.942      ;
; 1.728  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.994      ;
; 1.747  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.013      ;
; 1.758  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.024      ;
; 1.818  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.084      ;
; 1.889  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.005  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.259  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.525      ;
; 2.259  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.525      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.277  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.278  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.544      ;
; 2.290  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.556      ;
; 2.290  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.556      ;
; 2.290  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.556      ;
; 2.290  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.556      ;
; 2.392  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.658      ;
; 2.392  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.658      ;
; 2.392  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.658      ;
; 2.422  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.688      ;
; 2.422  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.688      ;
; 2.422  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.688      ;
; 2.422  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.688      ;
; 2.422  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.688      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; waveform_generator:inst|sineSquare_wave:sw4|toggle    ; waveform_generator:inst|sineSquare_wave:sw4|toggle                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; waveform_generator:inst|full_wave:fw|pre_sine[15]     ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.790      ;
; 0.545 ; counter_1:inst6|counter_out[9]                        ; counter_1:inst6|counter_out[9]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.811      ;
; 0.562 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|counter[7]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.828      ;
; 0.565 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.831      ;
; 0.566 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[3]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.832      ;
; 0.566 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.832      ;
; 0.677 ; counter_1:inst6|counter_out[2]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 0.976      ;
; 0.686 ; counter_1:inst6|counter_out[1]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 0.985      ;
; 0.686 ; counter_1:inst6|counter_out[0]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 0.985      ;
; 0.695 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.961      ;
; 0.703 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.969      ;
; 0.788 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.054      ;
; 0.788 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.054      ;
; 0.794 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.060      ;
; 0.794 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.065      ;
; 0.806 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_cosine[7]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.072      ;
; 0.812 ; counter_1:inst6|counter_out[5]                        ; counter_1:inst6|counter_out[5]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; counter_1:inst6|counter_out[7]                        ; counter_1:inst6|counter_out[7]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.078      ;
; 0.816 ; counter_1:inst6|counter_out[0]                        ; counter_1:inst6|counter_out[0]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; counter_1:inst6|counter_out[3]                        ; counter_1:inst6|counter_out[3]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|counter[1]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.085      ;
; 0.823 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|counter[3]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.089      ;
; 0.828 ; waveform_generator:inst|counter[5]                    ; waveform_generator:inst|counter[5]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; waveform_generator:inst|full_wave:fw|pre_cosine[3]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.095      ;
; 0.829 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[3]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.095      ;
; 0.831 ; waveform_generator:inst|full_wave:fw|pre_sine[12]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; waveform_generator:inst|full_wave:fw|pre_sine[8]      ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; waveform_generator:inst|full_wave:fw|pre_sine[10]     ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; waveform_generator:inst|full_wave:fw|pre_sine[3]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; waveform_generator:inst|full_wave:fw|pre_sine[6]      ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; waveform_generator:inst|full_wave:fw|pre_sine[5]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; waveform_generator:inst|full_wave:fw|pre_cosine[5]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; waveform_generator:inst|counter[6]                    ; waveform_generator:inst|counter[6]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.099      ;
; 0.838 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_cosine[8]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_cosine[6]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.105      ;
; 0.845 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[6]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[5]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; counter_1:inst6|counter_out[1]                        ; counter_1:inst6|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; counter_1:inst6|counter_out[2]                        ; counter_1:inst6|counter_out[2]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; counter_1:inst6|counter_out[4]                        ; counter_1:inst6|counter_out[4]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; counter_1:inst6|counter_out[6]                        ; counter_1:inst6|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; counter_1:inst6|counter_out[8]                        ; counter_1:inst6|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.119      ;
; 0.860 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|counter[4]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|counter[0]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.127      ;
; 0.871 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|counter[2]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.137      ;
; 0.924 ; counter_1:inst6|counter_out[4]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.223      ;
; 0.932 ; counter_1:inst6|counter_out[4]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 1.227      ;
; 0.938 ; counter_1:inst6|counter_out[8]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.237      ;
; 0.939 ; counter_1:inst6|counter_out[5]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.238      ;
; 0.943 ; counter_1:inst6|counter_out[6]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.242      ;
; 0.964 ; counter_1:inst6|counter_out[1]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 1.259      ;
; 0.979 ; counter_1:inst6|counter_out[2]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 1.274      ;
; 0.980 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.248      ;
; 0.981 ; waveform_generator:inst|full_wave:fw|pre_sine[7]      ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.247      ;
; 0.989 ; counter_1:inst6|counter_out[3]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.288      ;
; 0.989 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.257      ;
; 0.990 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.258      ;
; 0.991 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.259      ;
; 0.991 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.259      ;
; 0.991 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.259      ;
; 0.997 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 1.264      ;
; 1.004 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.270      ;
; 1.010 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.278      ;
; 1.013 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[9]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.279      ;
; 1.017 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.283      ;
; 1.017 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.283      ;
; 1.019 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.285      ;
; 1.021 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.289      ;
; 1.022 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.290      ;
; 1.022 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.290      ;
; 1.022 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.290      ;
; 1.023 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.289      ;
; 1.023 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.291      ;
; 1.024 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.292      ;
; 1.028 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[4]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 1.295      ;
; 1.033 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.002      ; 1.301      ;
; 1.053 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 1.320      ;
; 1.126 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[2]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.006     ; 1.386      ;
; 1.135 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[4]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.006      ; 1.407      ;
; 1.143 ; waveform_generator:inst|full_wave:fw|pre_sine[15]     ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.002     ; 1.407      ;
; 1.157 ; counter_1:inst6|counter_out[7]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.065      ; 1.456      ;
; 1.171 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.437      ;
; 1.171 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.437      ;
; 1.174 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[7]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.006      ; 1.446      ;
; 1.177 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[1]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.006      ; 1.449      ;
; 1.181 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.447      ;
; 1.181 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.447      ;
; 1.182 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.448      ;
; 1.182 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.448      ;
; 1.182 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.448      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[7]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 7.952 ; 7.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 7.952 ; 7.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 7.860 ; 7.860 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 7.721 ; 7.721 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 2.281 ; 2.281 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 7.393 ; 7.393 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 7.393 ; 7.393 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 7.301 ; 7.301 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 2.906 ; 2.906 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 2.757 ; 2.757 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 2.722 ; 2.722 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 2.630 ; 2.630 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 6.712 ; 6.712 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -4.407 ; -4.407 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -4.941 ; -4.941 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -4.541 ; -4.541 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -4.407 ; -4.407 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.588 ; -0.588 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -0.866 ; -0.866 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -5.554 ; -5.554 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -5.500 ; -5.500 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -1.105 ; -1.105 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -0.993 ; -0.993 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -0.958 ; -0.958 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -0.866 ; -0.866 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -5.084 ; -5.084 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 11.560 ; 11.560 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 10.771 ; 10.771 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 10.836 ; 10.836 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 10.904 ; 10.904 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 10.777 ; 10.777 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 11.354 ; 11.354 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 11.560 ; 11.560 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 10.872 ; 10.872 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 10.550 ; 10.550 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 6.996 ; 6.996 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 7.363 ; 7.363 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 6.996 ; 6.996 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 7.432 ; 7.432 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 7.007 ; 7.007 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 7.134 ; 7.134 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 7.617 ; 7.617 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 7.285 ; 7.285 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 7.267 ; 7.267 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; data_out[0] ; 12.412 ; 12.412 ; 12.412 ; 12.412 ;
; SW[8]      ; data_out[1] ; 12.477 ; 12.477 ; 12.477 ; 12.477 ;
; SW[8]      ; data_out[2] ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; SW[8]      ; data_out[3] ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; SW[8]      ; data_out[4] ; 12.931 ; 12.931 ; 12.931 ; 12.931 ;
; SW[8]      ; data_out[5] ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; SW[8]      ; data_out[6] ; 12.518 ; 12.518 ; 12.518 ; 12.518 ;
; SW[8]      ; data_out[7] ; 12.196 ; 12.196 ; 12.196 ; 12.196 ;
; SW[9]      ; data_out[0] ; 12.295 ; 12.295 ; 12.295 ; 12.295 ;
; SW[9]      ; data_out[1] ; 12.360 ; 12.360 ; 12.360 ; 12.360 ;
; SW[9]      ; data_out[2] ; 12.289 ; 12.289 ; 12.289 ; 12.289 ;
; SW[9]      ; data_out[3] ; 12.162 ; 12.162 ; 12.162 ; 12.162 ;
; SW[9]      ; data_out[4] ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; SW[9]      ; data_out[5] ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; SW[9]      ; data_out[6] ; 12.401 ; 12.401 ; 12.401 ; 12.401 ;
; SW[9]      ; data_out[7] ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; SW[10]     ; data_out[0] ; 12.179 ; 12.179 ; 12.179 ; 12.179 ;
; SW[10]     ; data_out[1] ; 12.244 ; 12.244 ; 12.244 ; 12.244 ;
; SW[10]     ; data_out[2] ; 12.173 ; 12.173 ; 12.173 ; 12.173 ;
; SW[10]     ; data_out[3] ; 12.046 ; 12.046 ; 12.046 ; 12.046 ;
; SW[10]     ; data_out[4] ; 12.698 ; 12.698 ; 12.698 ; 12.698 ;
; SW[10]     ; data_out[5] ; 12.904 ; 12.904 ; 12.904 ; 12.904 ;
; SW[10]     ; data_out[6] ; 12.285 ; 12.285 ; 12.285 ; 12.285 ;
; SW[10]     ; data_out[7] ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; SW[11]     ; data_out[0] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; SW[11]     ; data_out[1] ; 9.446  ; 9.446  ; 9.446  ; 9.446  ;
; SW[11]     ; data_out[2] ; 9.338  ; 9.338  ; 9.338  ; 9.338  ;
; SW[11]     ; data_out[3] ; 9.209  ; 9.209  ; 9.209  ; 9.209  ;
; SW[11]     ; data_out[4] ; 9.341  ; 9.341  ; 9.341  ; 9.341  ;
; SW[11]     ; data_out[5] ; 9.553  ; 9.553  ; 9.553  ; 9.553  ;
; SW[11]     ; data_out[6] ; 9.801  ; 9.801  ; 9.801  ; 9.801  ;
; SW[11]     ; data_out[7] ;        ; 9.446  ; 9.446  ;        ;
; SW[12]     ; data_out[0] ; 11.410 ; 11.410 ; 11.410 ; 11.410 ;
; SW[12]     ; data_out[1] ; 11.475 ; 11.475 ; 11.475 ; 11.475 ;
; SW[12]     ; data_out[2] ; 11.126 ; 11.126 ; 11.126 ; 11.126 ;
; SW[12]     ; data_out[3] ; 10.999 ; 10.999 ; 10.999 ; 10.999 ;
; SW[12]     ; data_out[4] ; 10.928 ; 11.428 ; 11.428 ; 10.928 ;
; SW[12]     ; data_out[5] ; 11.134 ; 11.634 ; 11.634 ; 11.134 ;
; SW[12]     ; data_out[6] ;        ; 10.201 ; 10.201 ;        ;
; SW[12]     ; data_out[7] ;        ; 9.882  ; 9.882  ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; data_out[0] ; 11.685 ; 11.771 ; 11.771 ; 11.685 ;
; SW[8]      ; data_out[1] ; 11.623 ; 11.623 ; 11.623 ; 11.623 ;
; SW[8]      ; data_out[2] ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; SW[8]      ; data_out[3] ; 11.224 ; 11.224 ; 11.224 ; 11.224 ;
; SW[8]      ; data_out[4] ; 11.355 ; 11.355 ; 11.355 ; 11.355 ;
; SW[8]      ; data_out[5] ; 11.853 ; 11.853 ; 11.853 ; 11.853 ;
; SW[8]      ; data_out[6] ; 11.521 ; 11.521 ; 11.521 ; 11.521 ;
; SW[8]      ; data_out[7] ; 12.196 ; 12.196 ; 12.196 ; 12.196 ;
; SW[9]      ; data_out[0] ; 11.568 ; 11.654 ; 11.654 ; 11.568 ;
; SW[9]      ; data_out[1] ; 11.506 ; 11.506 ; 11.506 ; 11.506 ;
; SW[9]      ; data_out[2] ; 11.955 ; 11.955 ; 11.955 ; 11.955 ;
; SW[9]      ; data_out[3] ; 11.107 ; 11.107 ; 11.107 ; 11.107 ;
; SW[9]      ; data_out[4] ; 11.238 ; 11.238 ; 11.238 ; 11.238 ;
; SW[9]      ; data_out[5] ; 11.736 ; 11.736 ; 11.736 ; 11.736 ;
; SW[9]      ; data_out[6] ; 11.404 ; 11.404 ; 11.404 ; 11.404 ;
; SW[9]      ; data_out[7] ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; SW[10]     ; data_out[0] ; 11.452 ; 11.538 ; 11.538 ; 11.452 ;
; SW[10]     ; data_out[1] ; 11.390 ; 11.390 ; 11.390 ; 11.390 ;
; SW[10]     ; data_out[2] ; 11.839 ; 11.839 ; 11.839 ; 11.839 ;
; SW[10]     ; data_out[3] ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; SW[10]     ; data_out[4] ; 11.122 ; 11.122 ; 11.122 ; 11.122 ;
; SW[10]     ; data_out[5] ; 11.620 ; 11.620 ; 11.620 ; 11.620 ;
; SW[10]     ; data_out[6] ; 11.288 ; 11.288 ; 11.288 ; 11.288 ;
; SW[10]     ; data_out[7] ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; SW[11]     ; data_out[0] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; SW[11]     ; data_out[1] ; 9.446  ; 9.446  ; 9.446  ; 9.446  ;
; SW[11]     ; data_out[2] ; 9.338  ; 9.338  ; 9.338  ; 9.338  ;
; SW[11]     ; data_out[3] ; 9.209  ; 9.209  ; 9.209  ; 9.209  ;
; SW[11]     ; data_out[4] ; 9.341  ; 9.341  ; 9.341  ; 9.341  ;
; SW[11]     ; data_out[5] ; 9.553  ; 9.553  ; 9.553  ; 9.553  ;
; SW[11]     ; data_out[6] ; 9.801  ; 9.801  ; 9.801  ; 9.801  ;
; SW[11]     ; data_out[7] ;        ; 9.446  ; 9.446  ;        ;
; SW[12]     ; data_out[0] ; 10.466 ; 10.466 ; 10.466 ; 10.466 ;
; SW[12]     ; data_out[1] ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; SW[12]     ; data_out[2] ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; SW[12]     ; data_out[3] ; 10.600 ; 10.445 ; 10.445 ; 10.600 ;
; SW[12]     ; data_out[4] ; 10.727 ; 10.576 ; 10.576 ; 10.727 ;
; SW[12]     ; data_out[5] ; 11.134 ; 10.256 ; 10.256 ; 11.134 ;
; SW[12]     ; data_out[6] ;        ; 10.201 ; 10.201 ;        ;
; SW[12]     ; data_out[7] ;        ; 9.882  ; 9.882  ;        ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -1.976 ; -34.865       ;
; clk                              ; -0.250 ; -2.000        ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -1.346 ; -1.346        ;
; FrequencyRegulator:inst4|clk_div ; 0.215  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -1.423 ; -132.920      ;
; clk                              ; -1.380 ; -10.380       ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.976 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 3.014      ;
; -1.967 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 3.006      ;
; -1.946 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.984      ;
; -1.937 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.976      ;
; -1.927 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.966      ;
; -1.897 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.934      ;
; -1.897 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.936      ;
; -1.888 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.926      ;
; -1.886 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.924      ;
; -1.877 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.916      ;
; -1.876 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.913      ;
; -1.867 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.905      ;
; -1.860 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.898      ;
; -1.851 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.890      ;
; -1.848 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.886      ;
; -1.841 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.878      ;
; -1.837 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.876      ;
; -1.834 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.873      ;
; -1.832 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.867      ;
; -1.832 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.870      ;
; -1.830 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.868      ;
; -1.827 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.865      ;
; -1.821 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.859      ;
; -1.821 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.860      ;
; -1.811 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.850      ;
; -1.804 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.843      ;
; -1.802 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.837      ;
; -1.792 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.830      ;
; -1.791 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.829      ;
; -1.789 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.827      ;
; -1.785 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.822      ;
; -1.781 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.820      ;
; -1.780 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.819      ;
; -1.776 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.814      ;
; -1.755 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.793      ;
; -1.754 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.792      ;
; -1.753 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 2.787      ;
; -1.745 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.784      ;
; -1.744 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.783      ;
; -1.742 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.777      ;
; -1.742 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.779      ;
; -1.740 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.779      ;
; -1.736 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.774      ;
; -1.734 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.772      ;
; -1.733 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.770      ;
; -1.732 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 2.766      ;
; -1.731 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.769      ;
; -1.724 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.762      ;
; -1.721 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.758      ;
; -1.718 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.757      ;
; -1.716 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.753      ;
; -1.716 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.753      ;
; -1.716 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.751      ;
; -1.714 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.752      ;
; -1.707 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.745      ;
; -1.707 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.745      ;
; -1.705 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.744      ;
; -1.705 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.744      ;
; -1.705 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.743      ;
; -1.699 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.737      ;
; -1.697 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 2.731      ;
; -1.692 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.730      ;
; -1.688 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.727      ;
; -1.686 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.721      ;
; -1.686 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.723      ;
; -1.684 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.722      ;
; -1.681 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.718      ;
; -1.675 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.713      ;
; -1.674 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.712      ;
; -1.672 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.710      ;
; -1.667 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.705      ;
; -1.667 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.705      ;
; -1.665 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.704      ;
; -1.662 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.700      ;
; -1.647 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.686      ;
; -1.645 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.680      ;
; -1.644 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.683      ;
; -1.643 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.681      ;
; -1.641 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 2.675      ;
; -1.634 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.669      ;
; -1.634 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.672      ;
; -1.632 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.670      ;
; -1.630 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.667      ;
; -1.625 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.663      ;
; -1.625 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.664      ;
; -1.616 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.655      ;
; -1.613 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.650      ;
; -1.612 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.651      ;
; -1.610 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.645      ;
; -1.604 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.639      ;
; -1.602 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.640      ;
; -1.599 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.637      ;
; -1.592 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.629      ;
; -1.591 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.629      ;
; -1.589 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.002      ; 2.623      ;
; -1.578 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.005      ; 2.615      ;
; -1.576 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.007      ; 2.615      ;
; -1.576 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.614      ;
; -1.574 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.612      ;
; -1.574 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.006      ; 2.612      ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.250 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.282      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.200 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.177 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; 0.104  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.928      ;
; 0.116  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.916      ;
; 0.148  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.884      ;
; 0.154  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.878      ;
; 0.162  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.870      ;
; 0.166  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.866      ;
; 0.177  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.855      ;
; 0.295  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.737      ;
; 1.726  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 1.000        ; 1.420      ; 0.367      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.346 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; -0.500       ; 1.420      ; 0.367      ;
; 0.363  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.377  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.447  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.599      ;
; 0.448  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.501  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.653      ;
; 0.504  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.656      ;
; 0.504  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.656      ;
; 0.517  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.539  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.691      ;
; 0.552  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.574  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.585  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.737      ;
; 0.587  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.740      ;
; 0.609  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.622  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.775      ;
; 0.641  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.644  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.657  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.676  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.692  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.844      ;
; 0.703  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.855      ;
; 0.711  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.863      ;
; 0.714  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.866      ;
; 0.718  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.870      ;
; 0.726  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.878      ;
; 0.732  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.884      ;
; 0.746  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.764  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.776  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.928      ;
; 0.781  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.933      ;
; 0.816  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.968      ;
; 0.851  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.003      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.939  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.068  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.068  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.072  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.224      ;
; 1.080  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 1.080  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 1.080  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 1.080  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 1.118  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 1.118  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 1.118  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 1.130  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.130  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.130  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.130  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.130  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.282      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; waveform_generator:inst|sineSquare_wave:sw4|toggle    ; waveform_generator:inst|sineSquare_wave:sw4|toggle                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; waveform_generator:inst|full_wave:fw|pre_sine[15]     ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.393      ;
; 0.250 ; counter_1:inst6|counter_out[9]                        ; counter_1:inst6|counter_out[9]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.402      ;
; 0.261 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|counter[7]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[3]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.418      ;
; 0.288 ; counter_1:inst6|counter_out[2]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.487      ;
; 0.293 ; counter_1:inst6|counter_out[1]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.492      ;
; 0.293 ; counter_1:inst6|counter_out[0]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.492      ;
; 0.314 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.466      ;
; 0.317 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.469      ;
; 0.353 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_cosine[7]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; counter_1:inst6|counter_out[5]                        ; counter_1:inst6|counter_out[5]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; counter_1:inst6|counter_out[7]                        ; counter_1:inst6|counter_out[7]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; counter_1:inst6|counter_out[0]                        ; counter_1:inst6|counter_out[0]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; counter_1:inst6|counter_out[3]                        ; counter_1:inst6|counter_out[3]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|counter[1]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; waveform_generator:inst|full_wave:fw|pre_sine[8]      ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; waveform_generator:inst|full_wave:fw|pre_sine[10]     ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; waveform_generator:inst|full_wave:fw|pre_sine[3]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; waveform_generator:inst|full_wave:fw|pre_cosine[3]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; waveform_generator:inst|full_wave:fw|pre_sine[12]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; waveform_generator:inst|full_wave:fw|pre_sine[6]      ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; waveform_generator:inst|full_wave:fw|pre_sine[5]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; waveform_generator:inst|full_wave:fw|pre_cosine[5]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|counter[3]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_cosine[8]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_cosine[6]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; waveform_generator:inst|counter[5]                    ; waveform_generator:inst|counter[5]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; waveform_generator:inst|counter[6]                    ; waveform_generator:inst|counter[6]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[6]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[5]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[3]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; counter_1:inst6|counter_out[1]                        ; counter_1:inst6|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; counter_1:inst6|counter_out[2]                        ; counter_1:inst6|counter_out[2]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; counter_1:inst6|counter_out[4]                        ; counter_1:inst6|counter_out[4]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; counter_1:inst6|counter_out[6]                        ; counter_1:inst6|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; counter_1:inst6|counter_out[8]                        ; counter_1:inst6|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|counter[0]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|counter[4]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|counter[2]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.541      ;
; 0.405 ; counter_1:inst6|counter_out[4]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.604      ;
; 0.411 ; counter_1:inst6|counter_out[4]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.606      ;
; 0.413 ; counter_1:inst6|counter_out[8]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.612      ;
; 0.413 ; counter_1:inst6|counter_out[5]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.612      ;
; 0.415 ; counter_1:inst6|counter_out[6]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.614      ;
; 0.419 ; counter_1:inst6|counter_out[1]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.614      ;
; 0.424 ; counter_1:inst6|counter_out[2]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.619      ;
; 0.437 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.590      ;
; 0.442 ; counter_1:inst6|counter_out[3]                        ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.061      ; 0.641      ;
; 0.444 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.597      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.598      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.598      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.598      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_sine[7]      ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.599      ;
; 0.446 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.598      ;
; 0.449 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.602      ;
; 0.450 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[9]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.604      ;
; 0.452 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.608      ;
; 0.457 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.609      ;
; 0.460 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.613      ;
; 0.465 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.618      ;
; 0.467 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[4]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.620      ;
; 0.467 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.620      ;
; 0.467 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.620      ;
; 0.468 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.621      ;
; 0.468 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.621      ;
; 0.474 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.001      ; 0.627      ;
; 0.491 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[15]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.649      ;
; 0.501 ; counter_1:inst6|counter_out[5]                        ; counter_1:inst6|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; counter_1:inst6|counter_out[7]                        ; counter_1:inst6|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; counter_1:inst6|counter_out[0]                        ; counter_1:inst6|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst7|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst6|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[7]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 4.031 ; 4.031 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 4.031 ; 4.031 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 3.944 ; 3.944 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 3.882 ; 3.882 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 0.935 ; 0.935 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 3.721 ; 3.721 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 3.721 ; 3.721 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 3.669 ; 3.669 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 1.014 ; 1.014 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 0.964 ; 0.964 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 0.939 ; 0.939 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 0.885 ; 0.885 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 3.384 ; 3.384 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -2.408 ; -2.408 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -2.693 ; -2.693 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -2.475 ; -2.475 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -2.408 ; -2.408 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.097 ; -0.097 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -0.059 ; -0.059 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -2.860 ; -2.860 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -2.827 ; -2.827 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -0.172 ; -0.172 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -0.123 ; -0.123 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -0.098 ; -0.098 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -0.059 ; -0.059 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -2.609 ; -2.609 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 6.384 ; 6.384 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 6.027 ; 6.027 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 5.991 ; 5.991 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 6.101 ; 6.101 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 5.982 ; 5.982 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 6.305 ; 6.305 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 6.384 ; 6.384 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 6.034 ; 6.034 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 5.895 ; 5.895 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 3.688 ; 3.688 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 3.926 ; 3.926 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 3.688 ; 3.688 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 3.952 ; 3.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 3.711 ; 3.711 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 3.824 ; 3.824 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 4.038 ; 4.038 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 3.832 ; 3.832 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 3.817 ; 3.817 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; data_out[0] ; 6.637 ; 6.637 ; 6.637 ; 6.637 ;
; SW[8]      ; data_out[1] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; SW[8]      ; data_out[2] ; 6.652 ; 6.652 ; 6.652 ; 6.652 ;
; SW[8]      ; data_out[3] ; 6.533 ; 6.533 ; 6.533 ; 6.533 ;
; SW[8]      ; data_out[4] ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; SW[8]      ; data_out[5] ; 6.952 ; 6.952 ; 6.952 ; 6.952 ;
; SW[8]      ; data_out[6] ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; SW[8]      ; data_out[7] ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; SW[9]      ; data_out[0] ; 6.554 ; 6.554 ; 6.554 ; 6.554 ;
; SW[9]      ; data_out[1] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; SW[9]      ; data_out[2] ; 6.569 ; 6.569 ; 6.569 ; 6.569 ;
; SW[9]      ; data_out[3] ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; SW[9]      ; data_out[4] ; 6.790 ; 6.790 ; 6.790 ; 6.790 ;
; SW[9]      ; data_out[5] ; 6.869 ; 6.869 ; 6.869 ; 6.869 ;
; SW[9]      ; data_out[6] ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; SW[9]      ; data_out[7] ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; SW[10]     ; data_out[0] ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; SW[10]     ; data_out[1] ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; SW[10]     ; data_out[2] ; 6.521 ; 6.521 ; 6.521 ; 6.521 ;
; SW[10]     ; data_out[3] ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; SW[10]     ; data_out[4] ; 6.742 ; 6.742 ; 6.742 ; 6.742 ;
; SW[10]     ; data_out[5] ; 6.821 ; 6.821 ; 6.821 ; 6.821 ;
; SW[10]     ; data_out[6] ; 6.515 ; 6.515 ; 6.515 ; 6.515 ;
; SW[10]     ; data_out[7] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; SW[11]     ; data_out[0] ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; SW[11]     ; data_out[1] ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW[11]     ; data_out[2] ; 5.273 ; 5.273 ; 5.273 ; 5.273 ;
; SW[11]     ; data_out[3] ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; SW[11]     ; data_out[4] ; 5.276 ; 5.276 ; 5.276 ; 5.276 ;
; SW[11]     ; data_out[5] ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; SW[11]     ; data_out[6] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[11]     ; data_out[7] ;       ; 5.270 ; 5.270 ;       ;
; SW[12]     ; data_out[0] ; 6.189 ; 6.189 ; 6.189 ; 6.189 ;
; SW[12]     ; data_out[1] ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; SW[12]     ; data_out[2] ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; SW[12]     ; data_out[3] ; 5.956 ; 5.956 ; 5.956 ; 5.956 ;
; SW[12]     ; data_out[4] ; 6.013 ; 6.218 ; 6.218 ; 6.013 ;
; SW[12]     ; data_out[5] ; 6.092 ; 6.297 ; 6.297 ; 6.092 ;
; SW[12]     ; data_out[6] ;       ; 5.638 ; 5.638 ;       ;
; SW[12]     ; data_out[7] ;       ; 5.493 ; 5.493 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; data_out[0] ; 6.336 ; 6.388 ; 6.388 ; 6.336 ;
; SW[8]      ; data_out[1] ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; SW[8]      ; data_out[2] ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; SW[8]      ; data_out[3] ; 6.081 ; 6.081 ; 6.081 ; 6.081 ;
; SW[8]      ; data_out[4] ; 6.192 ; 6.192 ; 6.192 ; 6.192 ;
; SW[8]      ; data_out[5] ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; SW[8]      ; data_out[6] ; 6.206 ; 6.206 ; 6.206 ; 6.206 ;
; SW[8]      ; data_out[7] ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; SW[9]      ; data_out[0] ; 6.253 ; 6.305 ; 6.305 ; 6.253 ;
; SW[9]      ; data_out[1] ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; SW[9]      ; data_out[2] ; 6.422 ; 6.422 ; 6.422 ; 6.422 ;
; SW[9]      ; data_out[3] ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; SW[9]      ; data_out[4] ; 6.109 ; 6.109 ; 6.109 ; 6.109 ;
; SW[9]      ; data_out[5] ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; SW[9]      ; data_out[6] ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; SW[9]      ; data_out[7] ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; SW[10]     ; data_out[0] ; 6.205 ; 6.257 ; 6.257 ; 6.205 ;
; SW[10]     ; data_out[1] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; SW[10]     ; data_out[2] ; 6.374 ; 6.374 ; 6.374 ; 6.374 ;
; SW[10]     ; data_out[3] ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; SW[10]     ; data_out[4] ; 6.061 ; 6.061 ; 6.061 ; 6.061 ;
; SW[10]     ; data_out[5] ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; SW[10]     ; data_out[6] ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; SW[10]     ; data_out[7] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; SW[11]     ; data_out[0] ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; SW[11]     ; data_out[1] ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW[11]     ; data_out[2] ; 5.273 ; 5.273 ; 5.273 ; 5.273 ;
; SW[11]     ; data_out[3] ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; SW[11]     ; data_out[4] ; 5.276 ; 5.276 ; 5.276 ; 5.276 ;
; SW[11]     ; data_out[5] ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; SW[11]     ; data_out[6] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[11]     ; data_out[7] ;       ; 5.270 ; 5.270 ;       ;
; SW[12]     ; data_out[0] ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; SW[12]     ; data_out[1] ; 5.650 ; 5.650 ; 5.650 ; 5.650 ;
; SW[12]     ; data_out[2] ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; SW[12]     ; data_out[3] ; 5.810 ; 5.732 ; 5.732 ; 5.810 ;
; SW[12]     ; data_out[4] ; 5.946 ; 5.843 ; 5.843 ; 5.946 ;
; SW[12]     ; data_out[5] ; 6.092 ; 5.719 ; 5.719 ; 6.092 ;
; SW[12]     ; data_out[6] ;       ; 5.638 ; 5.638 ;       ;
; SW[12]     ; data_out[7] ;       ; 5.493 ; 5.493 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -5.882   ; -2.209 ; N/A      ; N/A     ; -1.423              ;
;  FrequencyRegulator:inst4|clk_div ; -5.882   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
;  clk                              ; -1.652   ; -2.209 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS                   ; -178.383 ; -2.209 ; 0.0      ; 0.0     ; -143.3              ;
;  FrequencyRegulator:inst4|clk_div ; -164.179 ; 0.000  ; N/A      ; N/A     ; -132.920            ;
;  clk                              ; -14.204  ; -2.209 ; N/A      ; N/A     ; -10.380             ;
+-----------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 7.952 ; 7.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 7.952 ; 7.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 7.860 ; 7.860 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 7.721 ; 7.721 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 2.281 ; 2.281 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 7.393 ; 7.393 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 7.393 ; 7.393 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 7.301 ; 7.301 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 2.906 ; 2.906 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 2.757 ; 2.757 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 2.722 ; 2.722 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 2.630 ; 2.630 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 6.712 ; 6.712 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -2.408 ; -2.408 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -2.693 ; -2.693 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -2.475 ; -2.475 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -2.408 ; -2.408 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.097 ; -0.097 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -0.059 ; -0.059 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -2.860 ; -2.860 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -2.827 ; -2.827 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -0.172 ; -0.172 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -0.123 ; -0.123 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -0.098 ; -0.098 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -0.059 ; -0.059 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -2.609 ; -2.609 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 11.560 ; 11.560 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 10.771 ; 10.771 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 10.836 ; 10.836 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 10.904 ; 10.904 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 10.777 ; 10.777 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 11.354 ; 11.354 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 11.560 ; 11.560 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 10.872 ; 10.872 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 10.550 ; 10.550 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; data_out[*]  ; FrequencyRegulator:inst4|clk_div ; 3.688 ; 3.688 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[0] ; FrequencyRegulator:inst4|clk_div ; 3.926 ; 3.926 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[1] ; FrequencyRegulator:inst4|clk_div ; 3.688 ; 3.688 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[2] ; FrequencyRegulator:inst4|clk_div ; 3.952 ; 3.952 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[3] ; FrequencyRegulator:inst4|clk_div ; 3.711 ; 3.711 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[4] ; FrequencyRegulator:inst4|clk_div ; 3.824 ; 3.824 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[5] ; FrequencyRegulator:inst4|clk_div ; 4.038 ; 4.038 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[6] ; FrequencyRegulator:inst4|clk_div ; 3.832 ; 3.832 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  data_out[7] ; FrequencyRegulator:inst4|clk_div ; 3.817 ; 3.817 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; data_out[0] ; 12.412 ; 12.412 ; 12.412 ; 12.412 ;
; SW[8]      ; data_out[1] ; 12.477 ; 12.477 ; 12.477 ; 12.477 ;
; SW[8]      ; data_out[2] ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; SW[8]      ; data_out[3] ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; SW[8]      ; data_out[4] ; 12.931 ; 12.931 ; 12.931 ; 12.931 ;
; SW[8]      ; data_out[5] ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; SW[8]      ; data_out[6] ; 12.518 ; 12.518 ; 12.518 ; 12.518 ;
; SW[8]      ; data_out[7] ; 12.196 ; 12.196 ; 12.196 ; 12.196 ;
; SW[9]      ; data_out[0] ; 12.295 ; 12.295 ; 12.295 ; 12.295 ;
; SW[9]      ; data_out[1] ; 12.360 ; 12.360 ; 12.360 ; 12.360 ;
; SW[9]      ; data_out[2] ; 12.289 ; 12.289 ; 12.289 ; 12.289 ;
; SW[9]      ; data_out[3] ; 12.162 ; 12.162 ; 12.162 ; 12.162 ;
; SW[9]      ; data_out[4] ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; SW[9]      ; data_out[5] ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; SW[9]      ; data_out[6] ; 12.401 ; 12.401 ; 12.401 ; 12.401 ;
; SW[9]      ; data_out[7] ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; SW[10]     ; data_out[0] ; 12.179 ; 12.179 ; 12.179 ; 12.179 ;
; SW[10]     ; data_out[1] ; 12.244 ; 12.244 ; 12.244 ; 12.244 ;
; SW[10]     ; data_out[2] ; 12.173 ; 12.173 ; 12.173 ; 12.173 ;
; SW[10]     ; data_out[3] ; 12.046 ; 12.046 ; 12.046 ; 12.046 ;
; SW[10]     ; data_out[4] ; 12.698 ; 12.698 ; 12.698 ; 12.698 ;
; SW[10]     ; data_out[5] ; 12.904 ; 12.904 ; 12.904 ; 12.904 ;
; SW[10]     ; data_out[6] ; 12.285 ; 12.285 ; 12.285 ; 12.285 ;
; SW[10]     ; data_out[7] ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; SW[11]     ; data_out[0] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; SW[11]     ; data_out[1] ; 9.446  ; 9.446  ; 9.446  ; 9.446  ;
; SW[11]     ; data_out[2] ; 9.338  ; 9.338  ; 9.338  ; 9.338  ;
; SW[11]     ; data_out[3] ; 9.209  ; 9.209  ; 9.209  ; 9.209  ;
; SW[11]     ; data_out[4] ; 9.341  ; 9.341  ; 9.341  ; 9.341  ;
; SW[11]     ; data_out[5] ; 9.553  ; 9.553  ; 9.553  ; 9.553  ;
; SW[11]     ; data_out[6] ; 9.801  ; 9.801  ; 9.801  ; 9.801  ;
; SW[11]     ; data_out[7] ;        ; 9.446  ; 9.446  ;        ;
; SW[12]     ; data_out[0] ; 11.410 ; 11.410 ; 11.410 ; 11.410 ;
; SW[12]     ; data_out[1] ; 11.475 ; 11.475 ; 11.475 ; 11.475 ;
; SW[12]     ; data_out[2] ; 11.126 ; 11.126 ; 11.126 ; 11.126 ;
; SW[12]     ; data_out[3] ; 10.999 ; 10.999 ; 10.999 ; 10.999 ;
; SW[12]     ; data_out[4] ; 10.928 ; 11.428 ; 11.428 ; 10.928 ;
; SW[12]     ; data_out[5] ; 11.134 ; 11.634 ; 11.634 ; 11.134 ;
; SW[12]     ; data_out[6] ;        ; 10.201 ; 10.201 ;        ;
; SW[12]     ; data_out[7] ;        ; 9.882  ; 9.882  ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; data_out[0] ; 6.336 ; 6.388 ; 6.388 ; 6.336 ;
; SW[8]      ; data_out[1] ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; SW[8]      ; data_out[2] ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; SW[8]      ; data_out[3] ; 6.081 ; 6.081 ; 6.081 ; 6.081 ;
; SW[8]      ; data_out[4] ; 6.192 ; 6.192 ; 6.192 ; 6.192 ;
; SW[8]      ; data_out[5] ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; SW[8]      ; data_out[6] ; 6.206 ; 6.206 ; 6.206 ; 6.206 ;
; SW[8]      ; data_out[7] ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; SW[9]      ; data_out[0] ; 6.253 ; 6.305 ; 6.305 ; 6.253 ;
; SW[9]      ; data_out[1] ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; SW[9]      ; data_out[2] ; 6.422 ; 6.422 ; 6.422 ; 6.422 ;
; SW[9]      ; data_out[3] ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; SW[9]      ; data_out[4] ; 6.109 ; 6.109 ; 6.109 ; 6.109 ;
; SW[9]      ; data_out[5] ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; SW[9]      ; data_out[6] ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; SW[9]      ; data_out[7] ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; SW[10]     ; data_out[0] ; 6.205 ; 6.257 ; 6.257 ; 6.205 ;
; SW[10]     ; data_out[1] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; SW[10]     ; data_out[2] ; 6.374 ; 6.374 ; 6.374 ; 6.374 ;
; SW[10]     ; data_out[3] ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; SW[10]     ; data_out[4] ; 6.061 ; 6.061 ; 6.061 ; 6.061 ;
; SW[10]     ; data_out[5] ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; SW[10]     ; data_out[6] ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; SW[10]     ; data_out[7] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; SW[11]     ; data_out[0] ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; SW[11]     ; data_out[1] ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW[11]     ; data_out[2] ; 5.273 ; 5.273 ; 5.273 ; 5.273 ;
; SW[11]     ; data_out[3] ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; SW[11]     ; data_out[4] ; 5.276 ; 5.276 ; 5.276 ; 5.276 ;
; SW[11]     ; data_out[5] ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; SW[11]     ; data_out[6] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[11]     ; data_out[7] ;       ; 5.270 ; 5.270 ;       ;
; SW[12]     ; data_out[0] ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; SW[12]     ; data_out[1] ; 5.650 ; 5.650 ; 5.650 ; 5.650 ;
; SW[12]     ; data_out[2] ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; SW[12]     ; data_out[3] ; 5.810 ; 5.732 ; 5.732 ; 5.810 ;
; SW[12]     ; data_out[4] ; 5.946 ; 5.843 ; 5.843 ; 5.946 ;
; SW[12]     ; data_out[5] ; 6.092 ; 5.719 ; 5.719 ; 6.092 ;
; SW[12]     ; data_out[6] ;       ; 5.638 ; 5.638 ;       ;
; SW[12]     ; data_out[7] ;       ; 5.493 ; 5.493 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 108      ; 0        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 11605    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 108      ; 0        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 11605    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 196   ; 196  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 176   ; 176  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 24 16:21:58 2020
Info: Command: quartus_sta WaveformGenerator -c WaveformGenerator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'WaveformGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FrequencyRegulator:inst4|clk_div FrequencyRegulator:inst4|clk_div
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.882
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.882      -164.179 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -1.652       -14.204 clk 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk 
    Info (332119):     0.391         0.000 FrequencyRegulator:inst4|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -132.920 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -1.380       -10.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.976       -34.865 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -0.250        -2.000 clk 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk 
    Info (332119):     0.215         0.000 FrequencyRegulator:inst4|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -132.920 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -1.380       -10.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4555 megabytes
    Info: Processing ended: Mon Aug 24 16:21:59 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


