#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n507_.in[5] (.names)                                                                                      1.338    24.509
$abc$2125$new_n507_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n512_.in[0] (.names)                                                                                      1.338    26.108
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n520_.in[4] (.names)                                                                                      1.338    27.706
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][31].in[4] (.names)                                                                                       1.338    29.305
$0\uport[31:0][31].out[0] (.names)                                                                                      0.261    29.566
uport[31].D[0] (.latch)                                                                                                 1.338    30.904
data arrival time                                                                                                                30.904

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[31].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.632


#Path 2
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n507_.in[5] (.names)                                                                                      1.338    24.509
$abc$2125$new_n507_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n512_.in[0] (.names)                                                                                      1.338    26.108
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n520_.in[4] (.names)                                                                                      1.338    27.706
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][30].in[2] (.names)                                                                                       1.338    29.305
$0\uport[31:0][30].out[0] (.names)                                                                                      0.235    29.540
uport[30].D[0] (.latch)                                                                                                 1.338    30.878
data arrival time                                                                                                                30.878

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[30].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.606


#Path 3
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n507_.in[5] (.names)                                                                                      1.338    24.509
$abc$2125$new_n507_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n512_.in[0] (.names)                                                                                      1.338    26.108
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n515_.in[3] (.names)                                                                                      1.338    27.706
$abc$2125$new_n515_.out[0] (.names)                                                                                     0.195    27.901
$0\uport[31:0][29].in[4] (.names)                                                                                       1.338    29.239
$0\uport[31:0][29].out[0] (.names)                                                                                      0.261    29.500
uport[29].D[0] (.latch)                                                                                                 1.338    30.838
data arrival time                                                                                                                30.838

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[29].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.838
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.566


#Path 4
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n492_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n492_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n494_.in[0] (.names)                                                                                      1.338    24.509
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n499_.in[2] (.names)                                                                                      1.338    26.108
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.195    26.303
$abc$2125$new_n505_.in[1] (.names)                                                                                      1.338    27.640
$abc$2125$new_n505_.out[0] (.names)                                                                                     0.195    27.835
$0\uport[31:0][27].in[4] (.names)                                                                                       1.338    29.173
$0\uport[31:0][27].out[0] (.names)                                                                                      0.261    29.434
uport[27].D[0] (.latch)                                                                                                 1.338    30.772
data arrival time                                                                                                                30.772

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[27].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.772
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.500


#Path 5
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n507_.in[5] (.names)                                                                                      1.338    24.509
$abc$2125$new_n507_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n512_.in[0] (.names)                                                                                      1.338    26.108
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    26.369
$0\uport[31:0][28].in[3] (.names)                                                                                       1.338    27.706
$0\uport[31:0][28].out[0] (.names)                                                                                      0.261    27.967
uport[28].D[0] (.latch)                                                                                                 1.338    29.305
data arrival time                                                                                                                29.305

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[28].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -29.305
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.033


#Path 6
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n492_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n492_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n494_.in[0] (.names)                                                                                      1.338    24.509
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n499_.in[2] (.names)                                                                                      1.338    26.108
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.195    26.303
$0\uport[31:0][26].in[2] (.names)                                                                                       1.338    27.640
$0\uport[31:0][26].out[0] (.names)                                                                                      0.235    27.875
uport[26].D[0] (.latch)                                                                                                 1.338    29.213
data arrival time                                                                                                                29.213

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[26].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -29.213
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.941


#Path 7
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.622
$abc$2125$new_n591_.out[0] (.names)                              0.235    21.857
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.195
$abc$2125$new_n595_.out[0] (.names)                              0.235    23.430
$abc$2125$new_n599_.in[4] (.names)                               1.338    24.768
$abc$2125$new_n599_.out[0] (.names)                              0.235    25.003
$0\yport[31:0][31].in[3] (.names)                                1.338    26.340
$0\yport[31:0][31].out[0] (.names)                               0.235    26.575
yport[31].D[0] (.latch)                                          1.338    27.913
data arrival time                                                         27.913

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.641


#Path 8
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.622
$abc$2125$new_n591_.out[0] (.names)                              0.235    21.857
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.195
$abc$2125$new_n595_.out[0] (.names)                              0.235    23.430
$abc$2125$new_n597_.in[2] (.names)                               1.338    24.768
$abc$2125$new_n597_.out[0] (.names)                              0.195    24.963
$0\yport[31:0][30].in[3] (.names)                                1.338    26.300
$0\yport[31:0][30].out[0] (.names)                               0.235    26.535
yport[30].D[0] (.latch)                                          1.338    27.873
data arrival time                                                         27.873

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.601


#Path 9
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n492_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n492_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n494_.in[0] (.names)                                                                                      1.338    24.509
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    24.770
$0\uport[31:0][25].in[4] (.names)                                                                                       1.338    26.108
$0\uport[31:0][25].out[0] (.names)                                                                                      0.261    26.369
uport[25].D[0] (.latch)                                                                                                 1.338    27.706
data arrival time                                                                                                                27.706

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[25].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.435


#Path 10
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n482_.in[5] (.names)                                                                                      1.338    21.311
$abc$2125$new_n482_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n481_.in[0] (.names)                                                                                      1.338    22.910
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n490_.in[3] (.names)                                                                                      1.338    24.509
$abc$2125$new_n490_.out[0] (.names)                                                                                     0.195    24.704
$0\uport[31:0][24].in[2] (.names)                                                                                       1.338    26.042
$0\uport[31:0][24].out[0] (.names)                                                                                      0.235    26.277
uport[24].D[0] (.latch)                                                                                                 1.338    27.614
data arrival time                                                                                                                27.614

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[24].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.614
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.343


#Path 11
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n466_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n466_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n473_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n475_.in[1] (.names)                                                                                      1.338    22.910
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.195    23.105
$abc$2125$new_n479_.in[1] (.names)                                                                                      1.338    24.443
$abc$2125$new_n479_.out[0] (.names)                                                                                     0.195    24.638
$0\uport[31:0][22].in[3] (.names)                                                                                       1.338    25.976
$0\uport[31:0][22].out[0] (.names)                                                                                      0.235    26.211
uport[22].D[0] (.latch)                                                                                                 1.338    27.548
data arrival time                                                                                                                27.548

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[22].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.548
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.277


#Path 12
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.622
$abc$2125$new_n591_.out[0] (.names)                              0.235    21.857
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.195
$abc$2125$new_n595_.out[0] (.names)                              0.235    23.430
$0\yport[31:0][29].in[3] (.names)                                1.338    24.768
$0\yport[31:0][29].out[0] (.names)                               0.235    25.003
yport[29].D[0] (.latch)                                          1.338    26.340
data arrival time                                                         26.340

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.069


#Path 13
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.622
$abc$2125$new_n591_.out[0] (.names)                              0.235    21.857
$abc$2125$new_n593_.in[2] (.names)                               1.338    23.195
$abc$2125$new_n593_.out[0] (.names)                              0.195    23.390
$0\yport[31:0][28].in[3] (.names)                                1.338    24.728
$0\yport[31:0][28].out[0] (.names)                               0.235    24.963
yport[28].D[0] (.latch)                                          1.338    26.300
data arrival time                                                         26.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.029


#Path 14
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n482_.in[5] (.names)                                                                                      1.338    21.311
$abc$2125$new_n482_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n481_.in[0] (.names)                                                                                      1.338    22.910
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    23.171
$0\uport[31:0][23].in[3] (.names)                                                                                       1.338    24.509
$0\uport[31:0][23].out[0] (.names)                                                                                      0.261    24.770
uport[23].D[0] (.latch)                                                                                                 1.338    26.108
data arrival time                                                                                                                26.108

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[23].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -26.108
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.836


#Path 15
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n466_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n466_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n473_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n475_.in[1] (.names)                                                                                      1.338    22.910
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.195    23.105
$0\uport[31:0][21].in[2] (.names)                                                                                       1.338    24.443
$0\uport[31:0][21].out[0] (.names)                                                                                      0.235    24.678
uport[21].D[0] (.latch)                                                                                                 1.338    26.016
data arrival time                                                                                                                26.016

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[21].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -26.016
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.744


#Path 16
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n470_.in[4] (.names)                                                                                      1.338    19.712
$abc$2125$new_n470_.out[0] (.names)                                                                                     0.235    19.947
$abc$2125$new_n469_.in[0] (.names)                                                                                      1.338    21.285
$abc$2125$new_n469_.out[0] (.names)                                                                                     0.195    21.480
$abc$2125$new_n468_.in[1] (.names)                                                                                      1.338    22.818
$abc$2125$new_n468_.out[0] (.names)                                                                                     0.195    23.013
$0\uport[31:0][20].in[2] (.names)                                                                                       1.338    24.351
$0\uport[31:0][20].out[0] (.names)                                                                                      0.235    24.586
uport[20].D[0] (.latch)                                                                                                 1.338    25.924
data arrival time                                                                                                                25.924

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[20].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -25.924
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.652


#Path 17
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.761
$abc$2125$new_n663_.out[0] (.names)                              0.235    18.996
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.334
$abc$2125$new_n667_.out[0] (.names)                              0.235    20.569
$abc$2125$new_n671_.in[4] (.names)                               1.338    21.907
$abc$2125$new_n671_.out[0] (.names)                              0.235    22.142
$0\xport[31:0][31].in[3] (.names)                                1.338    23.480
$0\xport[31:0][31].out[0] (.names)                               0.235    23.715
xport[31].D[0] (.latch)                                          1.338    25.052
data arrival time                                                         25.052

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.781


#Path 18
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.761
$abc$2125$new_n663_.out[0] (.names)                              0.235    18.996
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.334
$abc$2125$new_n667_.out[0] (.names)                              0.235    20.569
$abc$2125$new_n669_.in[2] (.names)                               1.338    21.907
$abc$2125$new_n669_.out[0] (.names)                              0.195    22.102
$0\xport[31:0][30].in[3] (.names)                                1.338    23.440
$0\xport[31:0][30].out[0] (.names)                               0.235    23.675
xport[30].D[0] (.latch)                                          1.338    25.012
data arrival time                                                         25.012

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.741


#Path 19
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.622
$abc$2125$new_n591_.out[0] (.names)                              0.235    21.857
$0\yport[31:0][27].in[3] (.names)                                1.338    23.195
$0\yport[31:0][27].out[0] (.names)                               0.235    23.430
yport[27].D[0] (.latch)                                          1.338    24.768
data arrival time                                                         24.768

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.768
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.496


#Path 20
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$abc$2125$new_n589_.in[2] (.names)                               1.338    21.622
$abc$2125$new_n589_.out[0] (.names)                              0.195    21.817
$0\yport[31:0][26].in[3] (.names)                                1.338    23.155
$0\yport[31:0][26].out[0] (.names)                               0.235    23.390
yport[26].D[0] (.latch)                                          1.338    24.728
data arrival time                                                         24.728

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.456


#Path 21
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n580_.in[1] (.names)                               1.338    20.023
$abc$2125$new_n580_.out[0] (.names)                              0.195    20.218
$abc$2125$new_n585_.in[2] (.names)                               1.338    21.556
$abc$2125$new_n585_.out[0] (.names)                              0.195    21.751
$0\yport[31:0][24].in[3] (.names)                                1.338    23.089
$0\yport[31:0][24].out[0] (.names)                               0.235    23.324
yport[24].D[0] (.latch)                                          1.338    24.662
data arrival time                                                         24.662

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.390


#Path 22
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n455_.in[5] (.names)                                                                                      1.338    18.114
$abc$2125$new_n455_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n461_.in[1] (.names)                                                                                      1.338    19.712
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n463_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n463_.out[0] (.names)                                                                                     0.195    21.506
$0\uport[31:0][19].in[2] (.names)                                                                                       1.338    22.844
$0\uport[31:0][19].out[0] (.names)                                                                                      0.261    23.105
uport[19].D[0] (.latch)                                                                                                 1.338    24.443
data arrival time                                                                                                                24.443

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[19].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.443
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -23.171


#Path 23
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n440_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n440_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n442_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n447_.in[2] (.names)                                                                                      1.338    19.712
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.195    19.907
$abc$2125$new_n453_.in[4] (.names)                                                                                      1.338    21.245
$abc$2125$new_n453_.out[0] (.names)                                                                                     0.235    21.480
$0\uport[31:0][17].in[2] (.names)                                                                                       1.338    22.818
$0\uport[31:0][17].out[0] (.names)                                                                                      0.195    23.013
uport[17].D[0] (.latch)                                                                                                 1.338    24.351
data arrival time                                                                                                                24.351

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[17].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.351
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -23.079


#Path 24
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.761
$abc$2125$new_n663_.out[0] (.names)                              0.235    18.996
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.334
$abc$2125$new_n667_.out[0] (.names)                              0.235    20.569
$0\xport[31:0][29].in[3] (.names)                                1.338    21.907
$0\xport[31:0][29].out[0] (.names)                               0.235    22.142
xport[29].D[0] (.latch)                                          1.338    23.480
data arrival time                                                         23.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.208


#Path 25
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.761
$abc$2125$new_n663_.out[0] (.names)                              0.235    18.996
$abc$2125$new_n665_.in[2] (.names)                               1.338    20.334
$abc$2125$new_n665_.out[0] (.names)                              0.195    20.529
$0\xport[31:0][28].in[3] (.names)                                1.338    21.867
$0\xport[31:0][28].out[0] (.names)                               0.235    22.102
xport[28].D[0] (.latch)                                          1.338    23.440
data arrival time                                                         23.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.168


#Path 26
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.023
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.284
$0\yport[31:0][25].in[3] (.names)                                1.338    21.622
$0\yport[31:0][25].out[0] (.names)                               0.235    21.857
yport[25].D[0] (.latch)                                          1.338    23.195
data arrival time                                                         23.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.923


#Path 27
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.424
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.685
$abc$2125$new_n580_.in[1] (.names)                               1.338    20.023
$abc$2125$new_n580_.out[0] (.names)                              0.195    20.218
$0\yport[31:0][23].in[3] (.names)                                1.338    21.556
$0\yport[31:0][23].out[0] (.names)                               0.235    21.791
yport[23].D[0] (.latch)                                          1.338    23.129
data arrival time                                                         23.129

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.129
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.857


#Path 28
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n576_.in[2] (.names)                               1.338    18.424
$abc$2125$new_n576_.out[0] (.names)                              0.195    18.619
$abc$2125$new_n578_.in[2] (.names)                               1.338    19.957
$abc$2125$new_n578_.out[0] (.names)                              0.195    20.152
$0\yport[31:0][22].in[3] (.names)                                1.338    21.490
$0\yport[31:0][22].out[0] (.names)                               0.235    21.725
yport[22].D[0] (.latch)                                          1.338    23.063
data arrival time                                                         23.063

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.791


#Path 29
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n455_.in[5] (.names)                                                                                      1.338    18.114
$abc$2125$new_n455_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n461_.in[1] (.names)                                                                                      1.338    19.712
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    19.973
$0\uport[31:0][18].in[4] (.names)                                                                                       1.338    21.311
$0\uport[31:0][18].out[0] (.names)                                                                                      0.261    21.572
uport[18].D[0] (.latch)                                                                                                 1.338    22.910
data arrival time                                                                                                                22.910

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[18].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.910
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.638


#Path 30
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n440_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n440_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n442_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n447_.in[2] (.names)                                                                                      1.338    19.712
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.195    19.907
$0\uport[31:0][16].in[3] (.names)                                                                                       1.338    21.245
$0\uport[31:0][16].out[0] (.names)                                                                                      0.235    21.480
uport[16].D[0] (.latch)                                                                                                 1.338    22.818
data arrival time                                                                                                                22.818

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[16].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.818
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.546


#Path 31
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.761
$abc$2125$new_n663_.out[0] (.names)                              0.235    18.996
$0\xport[31:0][27].in[3] (.names)                                1.338    20.334
$0\xport[31:0][27].out[0] (.names)                               0.235    20.569
xport[27].D[0] (.latch)                                          1.338    21.907
data arrival time                                                         21.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.635


#Path 32
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$abc$2125$new_n661_.in[2] (.names)                               1.338    18.761
$abc$2125$new_n661_.out[0] (.names)                              0.195    18.956
$0\xport[31:0][26].in[3] (.names)                                1.338    20.294
$0\xport[31:0][26].out[0] (.names)                               0.235    20.529
xport[26].D[0] (.latch)                                          1.338    21.867
data arrival time                                                         21.867

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.595


#Path 33
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n652_.in[1] (.names)                               1.338    17.162
$abc$2125$new_n652_.out[0] (.names)                              0.195    17.357
$abc$2125$new_n657_.in[2] (.names)                               1.338    18.695
$abc$2125$new_n657_.out[0] (.names)                              0.195    18.890
$0\xport[31:0][24].in[3] (.names)                                1.338    20.228
$0\xport[31:0][24].out[0] (.names)                               0.235    20.463
xport[24].D[0] (.latch)                                          1.338    21.801
data arrival time                                                         21.801

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.529


#Path 34
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$abc$2125$new_n576_.in[2] (.names)                               1.338    18.424
$abc$2125$new_n576_.out[0] (.names)                              0.195    18.619
$0\yport[31:0][21].in[3] (.names)                                1.338    19.957
$0\yport[31:0][21].out[0] (.names)                               0.235    20.192
yport[21].D[0] (.latch)                                          1.338    21.530
data arrival time                                                         21.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.258


#Path 35
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n440_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n440_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n442_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    18.375
$0\uport[31:0][15].in[4] (.names)                                                                                       1.338    19.712
$0\uport[31:0][15].out[0] (.names)                                                                                      0.261    19.973
uport[15].D[0] (.latch)                                                                                                 1.338    21.311
data arrival time                                                                                                                21.311

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[15].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.311
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.039


#Path 36
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n431_.in[5] (.names)                                                                                      1.338    14.916
$abc$2125$new_n431_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n429_.in[0] (.names)                                                                                      1.338    16.515
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n438_.in[3] (.names)                                                                                      1.338    18.114
$abc$2125$new_n438_.out[0] (.names)                                                                                     0.195    18.309
$0\uport[31:0][14].in[3] (.names)                                                                                       1.338    19.646
$0\uport[31:0][14].out[0] (.names)                                                                                      0.235    19.881
uport[14].D[0] (.latch)                                                                                                 1.338    21.219
data arrival time                                                                                                                21.219

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.219
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.947


#Path 37
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n416_.in[4] (.names)                                                                                      1.338    13.317
$abc$2125$new_n416_.out[0] (.names)                                                                                     0.235    13.552
$abc$2125$new_n418_.in[3] (.names)                                                                                      1.338    14.890
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    15.125
$abc$2125$new_n422_.in[2] (.names)                                                                                      1.338    16.463
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.195    16.658
$abc$2125$new_n428_.in[3] (.names)                                                                                      1.338    17.996
$abc$2125$new_n428_.out[0] (.names)                                                                                     0.195    18.191
$0\uport[31:0][12].in[2] (.names)                                                                                       1.338    19.528
$0\uport[31:0][12].out[0] (.names)                                                                                      0.195    19.723
uport[12].D[0] (.latch)                                                                                                 1.338    21.061
data arrival time                                                                                                                21.061

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[12].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.061
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.789


#Path 38
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.162
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.423
$0\xport[31:0][25].in[3] (.names)                                1.338    18.761
$0\xport[31:0][25].out[0] (.names)                               0.235    18.996
xport[25].D[0] (.latch)                                          1.338    20.334
data arrival time                                                         20.334

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.062


#Path 39
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.564
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.825
$abc$2125$new_n652_.in[1] (.names)                               1.338    17.162
$abc$2125$new_n652_.out[0] (.names)                              0.195    17.357
$0\xport[31:0][23].in[3] (.names)                                1.338    18.695
$0\xport[31:0][23].out[0] (.names)                               0.235    18.930
xport[23].D[0] (.latch)                                          1.338    20.268
data arrival time                                                         20.268

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.268
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.996


#Path 40
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n648_.in[2] (.names)                               1.338    15.564
$abc$2125$new_n648_.out[0] (.names)                              0.195    15.759
$abc$2125$new_n650_.in[2] (.names)                               1.338    17.096
$abc$2125$new_n650_.out[0] (.names)                              0.195    17.291
$0\xport[31:0][22].in[3] (.names)                                1.338    18.629
$0\xport[31:0][22].out[0] (.names)                               0.235    18.864
xport[22].D[0] (.latch)                                          1.338    20.202
data arrival time                                                         20.202

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.930


#Path 41
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.826
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.087
$0\yport[31:0][20].in[3] (.names)                                1.338    18.424
$0\yport[31:0][20].out[0] (.names)                               0.235    18.659
yport[20].D[0] (.latch)                                          1.338    19.997
data arrival time                                                         19.997

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.725


#Path 42
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$abc$2125$new_n572_.in[1] (.names)                               1.338    16.826
$abc$2125$new_n572_.out[0] (.names)                              0.195    17.021
$0\yport[31:0][19].in[3] (.names)                                1.338    18.358
$0\yport[31:0][19].out[0] (.names)                               0.235    18.593
yport[19].D[0] (.latch)                                          1.338    19.931
data arrival time                                                         19.931

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.659


#Path 43
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n564_.in[2] (.names)                               1.338    15.227
$abc$2125$new_n564_.out[0] (.names)                              0.195    15.422
$abc$2125$new_n566_.in[2] (.names)                               1.338    16.760
$abc$2125$new_n566_.out[0] (.names)                              0.195    16.955
$0\yport[31:0][17].in[3] (.names)                                1.338    18.292
$0\yport[31:0][17].out[0] (.names)                               0.235    18.527
yport[17].D[0] (.latch)                                          1.338    19.865
data arrival time                                                         19.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[17].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.593


#Path 44
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n431_.in[5] (.names)                                                                                      1.338    14.916
$abc$2125$new_n431_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n429_.in[0] (.names)                                                                                      1.338    16.515
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    16.776
$0\uport[31:0][13].in[4] (.names)                                                                                       1.338    18.114
$0\uport[31:0][13].out[0] (.names)                                                                                      0.261    18.375
uport[13].D[0] (.latch)                                                                                                 1.338    19.712
data arrival time                                                                                                                19.712

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[13].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -19.712
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.441


#Path 45
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n416_.in[4] (.names)                                                                                      1.338    13.317
$abc$2125$new_n416_.out[0] (.names)                                                                                     0.235    13.552
$abc$2125$new_n418_.in[3] (.names)                                                                                      1.338    14.890
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    15.125
$abc$2125$new_n422_.in[2] (.names)                                                                                      1.338    16.463
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.195    16.658
$0\uport[31:0][11].in[3] (.names)                                                                                       1.338    17.996
$0\uport[31:0][11].out[0] (.names)                                                                                      0.235    18.231
uport[11].D[0] (.latch)                                                                                                 1.338    19.568
data arrival time                                                                                                                19.568

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[11].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -19.568
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.297


#Path 46
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$abc$2125$new_n648_.in[2] (.names)                               1.338    15.564
$abc$2125$new_n648_.out[0] (.names)                              0.195    15.759
$0\xport[31:0][21].in[3] (.names)                                1.338    17.096
$0\xport[31:0][21].out[0] (.names)                               0.235    17.331
xport[21].D[0] (.latch)                                          1.338    18.669
data arrival time                                                         18.669

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.669
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.397


#Path 47
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$abc$2125$new_n535_.in[5] (.names)                               1.338    15.328
$abc$2125$new_n535_.out[0] (.names)                              0.261    15.589
$0\yport[31:0][4].in[1] (.names)                                 1.338    16.926
$0\yport[31:0][4].out[0] (.names)                                0.195    17.121
yport[4].D[0] (.latch)                                           1.338    18.459
data arrival time                                                         18.459

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.187


#Path 48
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$abc$2125$new_n607_.in[5] (.names)                               1.338    15.328
$abc$2125$new_n607_.out[0] (.names)                              0.261    15.589
$0\xport[31:0][4].in[1] (.names)                                 1.338    16.926
$0\xport[31:0][4].out[0] (.names)                                0.195    17.121
xport[4].D[0] (.latch)                                           1.338    18.459
data arrival time                                                         18.459

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.187


#Path 49
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$abc$2125$new_n391_.in[5] (.names)                               1.338    15.328
$abc$2125$new_n391_.out[0] (.names)                              0.261    15.589
$0\uport[31:0][3].in[1] (.names)                                 1.338    16.926
$0\uport[31:0][3].out[0] (.names)                                0.195    17.121
uport[3].D[0] (.latch)                                           1.338    18.459
data arrival time                                                         18.459

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.187


#Path 50
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.227
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.488
$0\yport[31:0][18].in[5] (.names)                                1.338    16.826
$0\yport[31:0][18].out[0] (.names)                               0.261    17.087
yport[18].D[0] (.latch)                                          1.338    18.424
data arrival time                                                         18.424

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.424
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.153


#Path 51
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2125$new_n533_.in[1] (.names)                               1.338     5.660
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[5] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.235    13.889
$abc$2125$new_n564_.in[2] (.names)                               1.338    15.227
$abc$2125$new_n564_.out[0] (.names)                              0.195    15.422
$0\yport[31:0][16].in[3] (.names)                                1.338    16.760
$0\yport[31:0][16].out[0] (.names)                               0.235    16.995
yport[16].D[0] (.latch)                                          1.338    18.332
data arrival time                                                         18.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[16].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.061


#Path 52
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n416_.in[4] (.names)                                                                                      1.338    13.317
$abc$2125$new_n416_.out[0] (.names)                                                                                     0.235    13.552
$abc$2125$new_n418_.in[3] (.names)                                                                                      1.338    14.890
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    15.125
$0\uport[31:0][10].in[4] (.names)                                                                                       1.338    16.463
$0\uport[31:0][10].out[0] (.names)                                                                                      0.261    16.724
uport[10].D[0] (.latch)                                                                                                 1.338    18.062
data arrival time                                                                                                                18.062

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[10].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -18.062
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.790


#Path 53
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     7.183
$abc$2125$new_n393_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[5] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n409_.in[5] (.names)                                                                                      1.338    11.719
$abc$2125$new_n409_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n411_.in[3] (.names)                                                                                      1.338    13.317
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.235    13.552
$abc$2125$new_n415_.in[2] (.names)                                                                                      1.338    14.890
$abc$2125$new_n415_.out[0] (.names)                                                                                     0.195    15.085
$0\uport[31:0][9].in[4] (.names)                                                                                        1.338    16.423
$0\uport[31:0][9].out[0] (.names)                                                                                       0.261    16.684
uport[9].D[0] (.latch)                                                                                                  1.338    18.022
data arrival time                                                                                                                18.022

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[9].clk[0] (.latch)                                                                                                1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -18.022
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.750


#Path 54
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.965
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.226
$0\xport[31:0][20].in[3] (.names)                                1.338    15.564
$0\xport[31:0][20].out[0] (.names)                               0.235    15.799
xport[20].D[0] (.latch)                                          1.338    17.136
data arrival time                                                         17.136

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.136
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.865


#Path 55
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.366
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.627
$abc$2125$new_n644_.in[1] (.names)                               1.338    13.965
$abc$2125$new_n644_.out[0] (.names)                              0.195    14.160
$0\xport[31:0][19].in[3] (.names)                                1.338    15.498
$0\xport[31:0][19].out[0] (.names)                               0.235    15.733
xport[19].D[0] (.latch)                                          1.338    17.070
data arrival time                                                         17.070

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.070
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.799


#Path 56
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n605_.in[0] (.names)                               1.338     2.800
$abc$2125$new_n605_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[5] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.235    11.028
$abc$2125$new_n636_.in[2] (.names)                               1.338    12.366
$abc$2125$new_n636_.out[0] (.names)                              0.195    12.561
$abc$2125$new_n638_.in[2] (.names)                               1.338    13.899
$abc$2125$new_n638_.out[0] (.names)                              0.195    14.094
$0\xport[31:0][17].in[3] (.names)                                1.338    15.432
$0\xport[31:0][17].out[0] (.names)                               0.235    15.667
xport[17].D[0] (.latch)                                          1.338    17.004
data arrival time                                                         17.004

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[17].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.733


#Path 57
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][2].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][2].out[0] (.names)                                0.261    15.589
uport[2].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 58
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][1].in[5] (.names)                                 1.338    15.328
$0\xport[31:0][1].out[0] (.names)                                0.261    15.589
xport[1].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 59
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][6].in[3] (.names)                                 1.338    15.328
$0\yport[31:0][6].out[0] (.names)                                0.261    15.589
yport[6].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 60
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][6].in[3] (.names)                                 1.338    15.328
$0\xport[31:0][6].out[0] (.names)                                0.261    15.589
xport[6].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 61
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][1].in[5] (.names)                                 1.338    15.328
$0\yport[31:0][1].out[0] (.names)                                0.261    15.589
yport[1].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 62
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][8].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][8].out[0] (.names)                                0.261    15.589
uport[8].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 63
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][7].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][7].out[0] (.names)                                0.261    15.589
uport[7].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 64
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][6].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][6].out[0] (.names)                                0.261    15.589
uport[6].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 65
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][4].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][4].out[0] (.names)                                0.261    15.589
uport[4].D[0] (.latch)                                           1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 66
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][18].in[3] (.names)                                1.338    15.328
$0\xport[31:0][18].out[0] (.names)                               0.261    15.589
xport[18].D[0] (.latch)                                          1.338    16.926
data arrival time                                                         16.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 67
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][2].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][2].out[0] (.names)                                0.235    15.563
yport[2].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 68
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][3].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][3].out[0] (.names)                                0.235    15.563
yport[3].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 69
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][5].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][5].out[0] (.names)                                0.235    15.563
yport[5].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 70
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][7].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][7].out[0] (.names)                                0.235    15.563
yport[7].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 71
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][2].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][2].out[0] (.names)                                0.235    15.563
xport[2].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 72
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][8].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][8].out[0] (.names)                                0.235    15.563
yport[8].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 73
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][9].in[4] (.names)                                 1.338    15.328
$0\yport[31:0][9].out[0] (.names)                                0.235    15.563
yport[9].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[9].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 74
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][10].in[4] (.names)                                1.338    15.328
$0\yport[31:0][10].out[0] (.names)                               0.235    15.563
yport[10].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[10].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 75
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][11].in[4] (.names)                                1.338    15.328
$0\yport[31:0][11].out[0] (.names)                               0.235    15.563
yport[11].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[11].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 76
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][9].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][9].out[0] (.names)                                0.235    15.563
xport[9].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[9].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 77
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][0].in[4] (.names)                                 1.338    15.328
$0\uport[31:0][0].out[0] (.names)                                0.235    15.563
uport[0].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 78
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][16].in[4] (.names)                                1.338    15.328
$0\xport[31:0][16].out[0] (.names)                               0.235    15.563
xport[16].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[16].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 79
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][15].in[4] (.names)                                1.338    15.328
$0\xport[31:0][15].out[0] (.names)                               0.235    15.563
xport[15].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[15].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 80
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][14].in[4] (.names)                                1.338    15.328
$0\xport[31:0][14].out[0] (.names)                               0.235    15.563
xport[14].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[14].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 81
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][13].in[4] (.names)                                1.338    15.328
$0\xport[31:0][13].out[0] (.names)                               0.235    15.563
xport[13].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[13].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 82
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][12].in[4] (.names)                                1.338    15.328
$0\xport[31:0][12].out[0] (.names)                               0.235    15.563
xport[12].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[12].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 83
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][11].in[4] (.names)                                1.338    15.328
$0\xport[31:0][11].out[0] (.names)                               0.235    15.563
xport[11].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[11].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 84
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][10].in[4] (.names)                                1.338    15.328
$0\xport[31:0][10].out[0] (.names)                               0.235    15.563
xport[10].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[10].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 85
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][12].in[4] (.names)                                1.338    15.328
$0\yport[31:0][12].out[0] (.names)                               0.235    15.563
yport[12].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[12].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 86
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][8].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][8].out[0] (.names)                                0.235    15.563
xport[8].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 87
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][7].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][7].out[0] (.names)                                0.235    15.563
xport[7].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 88
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][5].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][5].out[0] (.names)                                0.235    15.563
xport[5].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 89
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][3].in[4] (.names)                                 1.338    15.328
$0\xport[31:0][3].out[0] (.names)                                0.235    15.563
xport[3].D[0] (.latch)                                           1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 90
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][15].in[4] (.names)                                1.338    15.328
$0\yport[31:0][15].out[0] (.names)                               0.235    15.563
yport[15].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[15].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 91
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][14].in[4] (.names)                                1.338    15.328
$0\yport[31:0][14].out[0] (.names)                               0.235    15.563
yport[14].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[14].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 92
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][13].in[4] (.names)                                1.338    15.328
$0\yport[31:0][13].out[0] (.names)                               0.235    15.563
yport[13].D[0] (.latch)                                          1.338    16.900
data arrival time                                                         16.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[13].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.629


#Path 93
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\xport[31:0][0].in[3] (.names)                                 1.338    15.328
$0\xport[31:0][0].out[0] (.names)                                0.195    15.523
xport[0].D[0] (.latch)                                           1.338    16.860
data arrival time                                                         16.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.589


#Path 94
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][1].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][1].out[0] (.names)                                0.195    15.523
uport[1].D[0] (.latch)                                           1.338    16.860
data arrival time                                                         16.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.589


#Path 95
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\uport[31:0][5].in[0] (.names)                                 1.338    15.328
$0\uport[31:0][5].out[0] (.names)                                0.195    15.523
uport[5].D[0] (.latch)                                           1.338    16.860
data arrival time                                                         16.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.589


#Path 96
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.195     2.995
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.332
$abc$2125$new_n362_.out[0] (.names)                              0.235     4.567
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.905
$abc$2125$new_n361_.out[0] (.names)                              0.235     6.140
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.478
$abc$2125$new_n360_.out[0] (.names)                              0.235     7.713
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.051
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.312
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.649
$abc$2125$new_n358_.out[0] (.names)                              0.235    10.884
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.222
$abc$2125$new_n357_.out[0] (.names)                              0.195    12.417
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.755
$abc$2125$new_n673_.out[0] (.names)                              0.235    13.990
$0\yport[31:0][0].in[3] (.names)                                 1.338    15.328
$0\yport[31:0][0].out[0] (.names)                                0.195    15.523
yport[0].D[0] (.latch)                                           1.338    16.860
data arrival time                                                         16.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.589


#Path 97
Startpoint: xport[25].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        1.338     1.338
xport[25].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[25].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 98
Startpoint: xport[23].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[23].clk[0] (.latch)                                        1.338     1.338
xport[23].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[23].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 99
Startpoint: xport[26].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        1.338     1.338
xport[26].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[26].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 100
Startpoint: xport[27].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        1.338     1.338
xport[27].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[27].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#End of timing report
