Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 16:52:14 2020
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1285 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0               565515       -0.248   -10589.935                  84796               565515        0.558        0.000                       0                329871  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.180        0.000                      0               177419       -0.090      -11.233                    543               177419        1.171        0.000                       0                228495  
clk2x               0.462        0.000                      0               314368       -0.109       -3.858                    143               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.482        0.000                      0                65536       -0.247    -8328.517                  63388                65536  
clk           clk2x               0.444        0.000                      0                24576       -0.248    -2246.344                  20725                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :          543  Failing Endpoints,  Worst Slack       -0.090ns,  Total Violation      -11.233ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_15_18/dff_e/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.095ns (3.276%)  route 2.805ns (96.724%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 5.540 - 3.333 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 1.204ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.207ns (routing 1.109ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.560     2.560    fsm/dff_loadingWeights/clk
    SLICE_X62Y244        FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y244        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.633 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=6023, estimated)     1.534     4.167    fsm/dff_loadingWeights/loadingWeights_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.022     4.189 r  fsm/dff_loadingWeights/q_reg[0]_bufg_place/O
                         net (fo=1946, estimated)     1.271     5.460    array/pe_15_18/dff_e/loadingWeights
    SLICE_X48Y288        FDRE                                         r  array/pe_15_18/dff_e/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.207     5.540    array/pe_15_18/dff_e/clk
    SLICE_X48Y288        FDRE                                         r  array/pe_15_18/dff_e/q_reg[6]/C
                         clock pessimism              0.168     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X48Y288        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.033     5.640    array/pe_15_18/dff_e/q_reg[6]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 array/pe_4_14/dff_a/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_4_15/dff_a/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.056ns (31.927%)  route 0.119ns (68.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.351ns (routing 1.109ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.204ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.351     2.351    array/pe_4_14/dff_a/clk
    SLICE_X86Y239        FDRE                                         r  array/pe_4_14/dff_a/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y239        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.056     2.407 r  array/pe_4_14/dff_a/q_reg[0]/Q
                         net (fo=2, estimated)        0.119     2.526    array/pe_4_15/dff_a/D[0]
    SLICE_X86Y241        FDRE                                         r  array/pe_4_15/dff_a/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.665     2.665    array/pe_4_15/dff_a/clk
    SLICE_X86Y241        FDRE                                         r  array/pe_4_15/dff_a/q_reg[0]/C
                         clock pessimism             -0.095     2.570    
    SLICE_X86Y241        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.616    array/pe_4_15/dff_a/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                 -0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
Hold  :          143  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -3.858ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 array/pe_3_0/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.071ns (9.861%)  route 0.649ns (90.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 3.931 - 1.666 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.637ns (routing 1.215ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.265ns (routing 1.120ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.637     2.637    array/pe_3_0/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X88Y83         FDRE                                         r  array/pe_3_0/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.071     2.708 r  array/pe_3_0/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/Q
                         net (fo=1, estimated)        0.649     3.357    array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[21]
    DSP48E2_X15Y30       DSP_A_B_DATA                                 r  array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.265     3.931    array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X15Y30       DSP_A_B_DATA                                 r  array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.170     4.101    
                         clock uncertainty           -0.035     4.066    
    DSP48E2_X15Y30       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.247     3.819    array/pe_3_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 array/pe_19_14/int8_quad_mac/mul/dff_ae0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_19_14/int8_quad_mac/mul/dff_ae1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.056ns (36.036%)  route 0.099ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.164ns (routing 1.120ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.215ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.164     2.164    array/pe_19_14/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X38Y239        FDRE                                         r  array/pe_19_14/int8_quad_mac/mul/dff_ae0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y239        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.056     2.220 r  array/pe_19_14/int8_quad_mac/mul/dff_ae0/q_reg[12]/Q
                         net (fo=2, estimated)        0.099     2.319    array/pe_19_14/int8_quad_mac/mul/dff_ae1/D[12]
    SLICE_X38Y240        FDRE                                         r  array/pe_19_14/int8_quad_mac/mul/dff_ae1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.476     2.476    array/pe_19_14/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X38Y240        FDRE                                         r  array/pe_19_14/int8_quad_mac/mul/dff_ae1/q_reg[12]/C
                         clock pessimism             -0.095     2.381    
    SLICE_X38Y240        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.428    array/pe_19_14/int8_quad_mac/mul/dff_ae1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                 -0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X92Y70  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X93Y74  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X92Y70  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :        63388  Failing Endpoints,  Worst Slack       -0.247ns,  Total Violation    -8328.517ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 array/pe_0_31/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.921ns  (logic 0.072ns (7.818%)  route 0.849ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 5.704 - 3.333 ) 
    Source Clock Delay      (SCD):    2.631ns = ( 4.297 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.631ns (routing 1.215ns, distribution 1.416ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.109ns, distribution 1.262ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.631     4.297    array/pe_0_31/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X80Y368        FDRE                                         r  array/pe_0_31/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y368        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.072     4.369 r  array/pe_0_31/int8_quad_mac/mul/dff_ae0/q_reg[1]/Q
                         net (fo=2, estimated)        0.849     5.218    array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/D[1]
    SLICE_X94Y401        FDRE                                         r  array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.371     5.704    array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X94Y401        FDRE                                         r  array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.035     5.669    
    SLICE_X94Y401        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.032     5.701    array/pe_0_31/int8_quad_mac/mul/dff_mul_ce/q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.247ns  (arrival time - required time)
  Source:                 array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.720%)  route 0.061ns (52.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.377ns (routing 1.120ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.659ns (routing 1.204ns, distribution 1.455ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.377     2.377    array/pe_3_16/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X89Y261        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y261        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.056     2.433 r  array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[9]/Q
                         net (fo=2, estimated)        0.061     2.494    array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/D[9]
    SLICE_X89Y260        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.659     2.659    array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X89Y260        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/C
                         clock pessimism              0.000     2.659    
                         clock uncertainty            0.035     2.695    
    SLICE_X89Y260        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.742    array/pe_3_16/int8_quad_mac/mul/dff_mul_ce/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                 -0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
Hold  :        20725  Failing Endpoints,  Worst Slack       -0.248ns,  Total Violation    -2246.345ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 mem_e_18/memory_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.208ns (23.744%)  route 0.668ns (76.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 4.045 - 1.666 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.721ns (routing 1.204ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.379ns (routing 1.120ns, distribution 1.259ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.721     2.721    mem_e_18/clk
    RAMB18_X11Y108       RAMB18E2                                     r  mem_e_18/memory_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y108       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.208     2.929 r  mem_e_18/memory_reg_bram_0/DOUTBDOUT[0]
                         net (fo=2, estimated)        0.668     3.597    array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/memory_reg_bram_0[0]
    SLICE_X90Y277        FDRE                                         r  array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.379     4.045    array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X90Y277        FDRE                                         r  array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                         clock pessimism              0.000     4.045    
                         clock uncertainty           -0.035     4.010    
    SLICE_X90Y277        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.032     4.042    array/pe_0_18/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  0.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.248ns  (arrival time - required time)
  Source:                 array/pe_2_26/dff_e/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.056ns (41.916%)  route 0.078ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.376ns (routing 1.109ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.215ns, distribution 1.461ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.376     2.376    array/pe_2_26/dff_e/clk
    SLICE_X89Y363        FDRE                                         r  array/pe_2_26/dff_e/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y363        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.056     2.432 r  array/pe_2_26/dff_e/q_reg[0]/Q
                         net (fo=2, estimated)        0.078     2.510    array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[0]
    SLICE_X89Y363        FDRE                                         r  array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.676     2.676    array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X89Y363        FDRE                                         r  array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                         clock pessimism              0.000     2.676    
                         clock uncertainty            0.035     2.712    
    SLICE_X89Y363        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.758    array/pe_2_26/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                 -0.248    





