Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -d SIM=1 -d VCD=1 -prj xsim.prj -debug typical top -s top 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/bench/verilog/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/bench/verilog/tester.sv" into library work
INFO: [VRFC 10-311] analyzing module tester
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v" into library work
INFO: [VRFC 10-311] analyzing module gpio_axi_lite_if
INFO: [VRFC 10-311] analyzing module gpio_axi_lite
INFO: [VRFC 10-311] analyzing module gpio_csr
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_axi_lite_rdata' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/bench/verilog/top.sv:67]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 's_axi_lite_rresp' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/bench/verilog/top.sv:68]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 's_axi_rdata' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_axi_rresp' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:107]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bram_addr' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:110]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bram_wr_data' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:111]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bram_rd_data' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:112]
WARNING: [VRFC 10-3705] select index 31 into 'wdata' is out of bounds [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:267]
WARNING: [VRFC 10-3705] select index 31 into 'wdata' is out of bounds [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:268]
WARNING: [VRFC 10-3705] select index 31 into 'wdata' is out of bounds [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:269]
WARNING: [VRFC 10-3705] select index 31 into 'wdata' is out of bounds [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:270]
WARNING: [VRFC 10-3705] select index 31 into 'wdata' is out of bounds [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:271]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.gpio_axi_lite_if
Compiling module work.gpio_csr(P_WIDTH=32)
Compiling module work.gpio_axi_lite(P_WIDTH=32)
Compiling module work.tester_default
Compiling module work.top
Built simulation snapshot top
