-- VHDL for IBM SMS ALD page 13.65.03.1
-- Title: 1401 ERROR LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/5/2020 12:59:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_65_03_1_1401_ERROR_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		MS_RESET_PROCESS_CK_LAT:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_1401_PROCESS_CHECK:	 out STD_LOGIC);
end ALD_13_65_03_1_1401_ERROR_LATCHES;

architecture behavioral of ALD_13_65_03_1_1401_ERROR_LATCHES is 

	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3G_C_Latch: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_1G_C_Latch: STD_LOGIC;

begin

	OUT_3G_C_Latch <= NOT(MS_PROGRAM_RESET_2 AND OUT_1G_C AND MS_RESET_PROCESS_CK_LAT );
	OUT_1G_C_Latch <= NOT(OUT_3G_C AND MS_MASTER_ERROR );

	PS_1401_PROCESS_CHECK <= OUT_1G_C;

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_C_Latch,
		Q => OUT_3G_C,
		QBar => OPEN );

	Latch_1G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1G_C_Latch,
		Q => OUT_1G_C,
		QBar => OPEN );


end;
