Analysis & Synthesis report for Lab7
Thu Mar 30 17:22:53 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_next
 11. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_state
 12. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_next
 13. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_state
 14. State Machine - |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 22. Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 23. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 24. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 25. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 27. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated
 32. Source assignments for lab7soc:u0|lab7soc_sdram:sdram
 33. Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll
 34. Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3
 35. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 41. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 42. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 43. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 44. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 46. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 47. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010
 48. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 49. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 50. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 51. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 52. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 53. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016
 54. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller
 63. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga
 70. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fontcurr
 71. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 72. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 73. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a
 74. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b
 76. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 78. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram
 79. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 81. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 82. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 83. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 84. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy
 85. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0
 86. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 90. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator
 91. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 95. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 96. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator
 97. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 98. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 99. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
100. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
101. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
102. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
103. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
104. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
105. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
106. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
107. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
108. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent
112. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
115. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
118. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
121. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
124. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
128. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent
131. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
134. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
137. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
140. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
143. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
146. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
149. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
152. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
155. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
158. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
180. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
181. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
218. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
219. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
220. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
221. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
225. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
229. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
233. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
234. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
235. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
236. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
237. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
238. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
239. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
240. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
241. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
242. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
243. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
244. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
245. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
246. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
247. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
248. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
249. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
250. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
251. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
252. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
253. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller
254. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
255. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
256. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001
257. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
258. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
259. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002
260. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
261. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
262. scfifo Parameter Settings by Entity Instance
263. altsyncram Parameter Settings by Entity Instance
264. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
265. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002"
266. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
267. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001"
268. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller"
270. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
271. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
272. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
273. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
274. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
275. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
276. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
277. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
279. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
280. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode"
281. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
282. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
283. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
284. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode"
285. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
286. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
287. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
288. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
289. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
290. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
291. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
293. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
295. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
297. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
299. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
301. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
303. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent"
305. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
307. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
308. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
310. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
311. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
312. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
313. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
314. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
315. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
316. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo"
317. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent"
318. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
319. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
320. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
321. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
322. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
323. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
324. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
325. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
326. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
327. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
328. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
329. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
330. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
331. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator"
332. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
333. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
334. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
335. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
336. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
337. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator"
338. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
339. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
340. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
341. Port Connectivity Checks: "lab7soc:u0|lab7soc_spi_0:spi_0"
342. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1"
343. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll"
344. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module"
345. Port Connectivity Checks: "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0"
346. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy"
347. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
348. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
349. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib"
350. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
351. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
352. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace"
353. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
354. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
355. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug"
356. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci"
357. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench"
358. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0"
359. Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic"
360. Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0"
361. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga"
362. Port Connectivity Checks: "lab7soc:u0"
363. Post-Synthesis Netlist Statistics for Top Partition
364. Elapsed Time Per Partition
365. Analysis & Synthesis Messages
366. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 30 17:22:52 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab7                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 51,225                                      ;
;     Total combinational functions  ; 31,017                                      ;
;     Dedicated logic registers      ; 21,793                                      ;
; Total registers                    ; 21793                                       ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab7               ; Lab7               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Lab 7 alt_material/VGA_controller.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/VGA_controller.sv                                                            ;             ;
; Lab 7 alt_material/font_rom.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/font_rom.sv                                                                  ;             ;
; Lab 7 alt_material/vga_text_avl_interface.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv                                                    ;             ;
; Lab 7 alt_material/lab7.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv                                                                      ;             ;
; lab7soc/synthesis/lab7soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v                                                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v                                          ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv                                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv                           ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv                               ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv                           ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv                               ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv                             ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv                                ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv                                      ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv                                 ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v                                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v                                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v                                                ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v                                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.hex                                       ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v                                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v                                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v                                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v                                                 ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v                                                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v                                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v                                           ; lab7soc     ;
; lab7soc/synthesis/submodules/vga_text_avl_interface.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv                                          ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_Button.v                                                   ; yes             ; User Verilog HDL File                        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v                                                   ; lab7soc     ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/HexDriver.sv                                                                                    ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; db/scfifo_9621.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/scfifo_9621.tdf                                                                              ;             ;
; db/a_dpfifo_bb01.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_dpfifo_bb01.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_337.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/cntr_337.tdf                                                                                 ;             ;
; db/altsyncram_dtn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_dtn1.tdf                                                                          ;             ;
; db/cntr_n2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/cntr_n2b.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_s0c1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_s0c1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_0n61.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_0n61.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; db/altsyncram_i2g1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_i2g1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 51,225              ;
;                                             ;                     ;
; Total combinational functions               ; 31017               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 29226               ;
;     -- 3 input functions                    ; 1007                ;
;     -- <=2 input functions                  ; 784                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 30784               ;
;     -- arithmetic mode                      ; 233                 ;
;                                             ;                     ;
; Total registers                             ; 21793               ;
;     -- Dedicated logic registers            ; 21793               ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 11392               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 20983               ;
; Total fan-out                               ; 190115              ;
; Average fan-out                             ; 3.57                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |lab7                                                                                                                                   ; 31017 (0)           ; 21793 (0)                 ; 11392       ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |lab7                                                                                                                                                                                                                                                                                                                                                                                                    ; lab7                                            ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |lab7soc:u0|                                                                                                                         ; 30840 (0)           ; 21708 (0)                 ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0                                                                                                                                                                                                                                                                                                                                                                                         ; lab7soc                                         ; lab7soc      ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                       ; lab7soc      ;
;       |lab7soc_Button:usb_irq|                                                                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_Button:usb_irq                                                                                                                                                                                                                                                                                                                                                                  ; lab7soc_Button                                  ; lab7soc      ;
;       |lab7soc_hex_digits_pio:hex_digits_pio|                                                                                           ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                   ; lab7soc_hex_digits_pio                          ; lab7soc      ;
;       |lab7soc_jtag_uart_0:jtag_uart_0|                                                                                                 ; 140 (37)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; lab7soc_jtag_uart_0                             ; lab7soc      ;
;          |alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; lab7soc_jtag_uart_0_scfifo_r                    ; lab7soc      ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                   ; scfifo_9621                                     ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_bb01                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                 ; cntr_337                                        ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                      ; altsyncram_dtn1                                 ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_n2b                                        ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                              ; cntr_n2b                                        ; work         ;
;          |lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; lab7soc_jtag_uart_0_scfifo_w                    ; lab7soc      ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                   ; scfifo_9621                                     ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_bb01                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                 ; cntr_337                                        ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                      ; altsyncram_dtn1                                 ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_n2b                                        ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                              ; cntr_n2b                                        ; work         ;
;       |lab7soc_key:key|                                                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_key:key                                                                                                                                                                                                                                                                                                                                                                         ; lab7soc_key                                     ; lab7soc      ;
;       |lab7soc_keycode:keycode|                                                                                                         ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_keycode                                 ; lab7soc      ;
;       |lab7soc_leds_pio:leds_pio|                                                                                                       ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                               ; lab7soc_leds_pio                                ; lab7soc      ;
;       |lab7soc_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 1305 (0)            ; 1049 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; lab7soc_mm_interconnect_0                       ; lab7soc      ;
;          |altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; lab7soc      ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                      ; lab7soc      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; lab7soc      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 26 (26)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; lab7soc      ;
;          |altera_merlin_slave_agent:button_s1_agent|                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                       ; lab7soc      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                ; lab7soc      ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_translator:button_s1_translator|                                                                          ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 6 (6)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|                                            ; 7 (7)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                     ; lab7soc      ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                     ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; lab7soc_mm_interconnect_0_cmd_demux_001         ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                ; 24 (20)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                                ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                                ; 33 (29)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                                ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                   ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_router:router|                                                                                      ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; lab7soc_mm_interconnect_0_router                ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_router_001:router_001|                                                                              ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; lab7soc_mm_interconnect_0_router_001            ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 143 (143)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; lab7soc_mm_interconnect_0_rsp_mux               ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_mux_001           ; lab7soc      ;
;       |lab7soc_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 1037 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; lab7soc_nios2_gen2_0                            ; lab7soc      ;
;          |lab7soc_nios2_gen2_0_cpu:cpu|                                                                                                 ; 1037 (744)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu                        ; lab7soc      ;
;             |lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|                                                 ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; lab7soc_nios2_gen2_0_cpu_nios2_oci              ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|                          ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab7soc      ;
;                   |lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab7soc      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                   |lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|                               ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab7soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab7soc      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                   |sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|                                ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|                                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|                                  ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab7soc      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|                                        ; 113 (113)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; lab7soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab7soc      ;
;                   |lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab7soc      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                 ; work         ;
;             |lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; lab7soc_nios2_gen2_0_cpu_register_bank_a_module ; lab7soc      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work         ;
;             |lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; lab7soc_nios2_gen2_0_cpu_register_bank_b_module ; lab7soc      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work         ;
;       |lab7soc_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; lab7soc_onchip_memory2_0                        ; lab7soc      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_i2g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_i2g1                                 ; work         ;
;       |lab7soc_sdram:sdram|                                                                                                             ; 267 (214)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                     ; lab7soc_sdram                                   ; lab7soc      ;
;          |lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module|                                                        ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                               ; lab7soc_sdram_input_efifo_module                ; lab7soc      ;
;       |lab7soc_sdram_pll:sdram_pll|                                                                                                     ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                             ; lab7soc_sdram_pll                               ; lab7soc      ;
;          |lab7soc_sdram_pll_altpll_vg92:sd1|                                                                                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                           ; lab7soc_sdram_pll_altpll_vg92                   ; lab7soc      ;
;          |lab7soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                      ; lab7soc_sdram_pll_stdsync_sv6                   ; lab7soc      ;
;             |lab7soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                               ; lab7soc_sdram_pll_dffpipe_l2c                   ; lab7soc      ;
;       |lab7soc_spi_0:spi_0|                                                                                                             ; 113 (113)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                     ; lab7soc_spi_0                                   ; lab7soc      ;
;       |lab7soc_timer_0:timer_0|                                                                                                         ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_timer_0                                 ; lab7soc      ;
;       |lab7soc_usb_rst:usb_rst|                                                                                                         ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_usb_rst                                 ; lab7soc      ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 27689 (27643)       ; 19299 (19276)             ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                       ; vga_text_avl_interface                          ; lab7soc      ;
;          |vga_controller:our_vga|                                                                                                       ; 46 (46)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga                                                                                                                                                                                                                                                                                                                ; vga_controller                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                         ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                         ;
; lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab7soc_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0                                                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:button                                                                                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_key:key                                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_leds_pio:leds_pio                                                                                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                        ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux_010:cmd_mux_010                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram                                                                                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll                                                                                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0                                                                                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_timer_0:timer_0                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:usb_gpx                                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:usb_irq                                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_usb_rst:usb_rst                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_next                                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_state                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_next    ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_state                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,3,5,8,10,12..16,19,20,22..25,27,28,31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:button|readdata[1..31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:button|readdata[0]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,4,6,7,9,11,17,18,21,26,29]                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                          ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                     ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1568                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[30]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[29]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[28]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[27]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[26]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[25]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[24]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[23]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[22]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[21]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[20]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[19]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[18]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[17]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[16]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[15]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[14]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[13]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[12]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[11]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[9]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[8]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[7]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[6]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[5]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[4]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[3]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[2]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[1]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[0]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[10]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                         ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                            ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                  ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                             ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21793 ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 250   ;
; Number of registers using Asynchronous Clear ; 1902  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20667 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 3181    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                               ; 21      ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 9       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                              ; 4       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                              ; 9       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                       ; 11      ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 472     ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 29      ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 5       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; lab7soc:u0|lab7soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                          ; 2       ;
; lab7soc:u0|lab7soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 8       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; lab7soc:u0|lab7soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                  ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                    ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 84                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|red[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][3][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][3][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][2][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][0][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][1][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][2][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][0][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][1][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][0][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][3][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][2][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][0][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][2][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][1][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][1][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][0][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][3][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][1][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][3][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][3][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][2][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][1][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][2][1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][0][0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][3][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][2][4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][1][2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][0][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][3][6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][2][5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][1][3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][0][7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][0][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][0][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][0][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][0][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][0][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][0][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][0][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][0][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][0][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][0][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][1][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][2][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][3][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][1][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][3][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][1][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][3][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][2][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][0][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][1][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][3][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][2][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][1][7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][3][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][2][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][1][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][0][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][3][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][2][5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][0][6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][2][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][1][4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][3][1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][2][3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][0][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][3][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][2][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][1][0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][0][2]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][3][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][2][5]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][1][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][0][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][3][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][2][3]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][1][2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][0][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][3][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][2][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][1][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][0][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][3][6]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][2][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][1][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][0][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][3][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][2][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][1][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][0][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][3][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][2][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][1][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][0][6]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][3][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][2][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][1][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][0][1]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][3][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][2][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][1][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][0][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][3][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][2][4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][1][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][0][0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][3][5]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][2][3]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][1][2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][0][7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|shift_reg[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|active_addr[9]                                                                                                                                                                                                                                                                                                  ;
; 1024:1             ; 32 bits   ; 21824 LEs     ; 12832 LEs            ; 8992 LEs               ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|AVL_READDATA[24]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|src_channel[6]                                                                                                                                                                                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                      ;
; 2827:1             ; 7 bits    ; 13188 LEs     ; 11221 LEs            ; 1967 LEs               ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mux4207                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram:sdram         ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------+
; Assignment     ; Value ; From ; To                            ;
+----------------+-------+------+-------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                    ;
+----------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                    ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fontcurr ;
+----------------+----------------------------------------------------------------------------------+-------------------------+
; Parameter Name ; Value                                                                            ; Type                    ;
+----------------+----------------------------------------------------------------------------------+-------------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer          ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer          ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record            ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                         ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                         ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                         ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                         ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                         ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                         ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                         ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                         ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                         ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                         ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                         ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                         ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                         ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                         ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                         ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                         ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                         ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                         ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                         ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                         ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                         ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                         ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                         ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                         ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                         ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                         ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                         ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                         ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                         ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                         ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                         ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                         ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                         ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                         ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                         ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                         ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                         ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                         ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                         ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                         ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                         ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                         ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                         ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                         ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                         ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                         ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                         ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                         ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                         ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                         ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                         ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                         ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                         ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                         ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                         ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                         ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                         ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                         ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                         ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                         ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                         ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                         ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                         ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                         ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                         ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                         ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                         ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                         ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                         ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                         ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                         ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                         ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                         ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                         ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                         ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                         ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                         ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                         ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                         ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                         ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                         ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                         ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                         ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                         ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                         ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                         ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                         ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                         ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                         ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                         ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                         ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                         ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                         ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                         ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                         ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                         ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                         ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                         ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                         ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                         ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                         ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                         ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                         ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                         ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                         ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                         ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                         ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                         ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                         ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                         ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                         ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                         ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                         ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                         ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                         ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                         ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                         ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                         ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                         ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                         ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                         ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                         ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                         ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                         ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                         ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                         ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                         ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                         ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                         ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                         ;
;                ; 00000,00000000,00000000,00000000)                                                ;                         ;
+----------------+----------------------------------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; lab7soc_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 2                            ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4                            ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; lab7soc_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 4                            ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_i2g1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                     ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                     ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 17    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 17     ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 34    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 17    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 17    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[33..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_spi_0:spi_0"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                ;
+----------+-------+----------+------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                           ;
+----------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------+
; Port               ; Type   ; Severity ; Details                   ;
+--------------------+--------+----------+---------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected    ;
; scandataout        ; Output ; Info     ; Explicitly unconnected    ;
; c2                 ; Output ; Info     ; Explicitly unconnected    ;
; c3                 ; Output ; Info     ; Explicitly unconnected    ;
; c4                 ; Output ; Info     ; Explicitly unconnected    ;
; areset             ; Input  ; Info     ; Stuck at GND              ;
; locked             ; Output ; Info     ; Explicitly unconnected    ;
; phasedone          ; Output ; Info     ; Explicitly unconnected    ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND              ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND              ;
; phasestep          ; Input  ; Info     ; Stuck at GND              ;
; scanclk            ; Input  ; Info     ; Stuck at GND              ;
; scanclkena         ; Input  ; Info     ; Stuck at GND              ;
; scandata           ; Input  ; Info     ; Stuck at GND              ;
; configupdate       ; Input  ; Info     ; Stuck at GND              ;
+--------------------+--------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga" ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0"                                                                                                                                                                        ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                 ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                                                                 ;
; keycode_export                    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; button_export                     ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 21708                       ;
;     CLR               ; 800                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 19666                       ;
;     ENA CLR           ; 830                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 150                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 30881                       ;
;     arith             ; 225                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 30656                       ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 91                          ;
;         2 data inputs ; 485                         ;
;         3 data inputs ; 920                         ;
;         4 data inputs ; 29155                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 27.10                       ;
; Average LUT depth     ; 15.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 30 17:19:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/lab7.sv
    Info (12023): Found entity 1: lab7 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/lab7soc.v
    Info (12023): Found entity 1: lab7soc File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv
    Info (12023): Found entity 1: lab7soc_irq_mapper File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_mux_001 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_mux File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_demux_010 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_demux File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_mux_010 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_mux File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_demux_001 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_demux File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_012_default_decode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_012 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_007_default_decode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_007 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_002_default_decode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_002 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_001_default_decode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_001 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_default_decode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_rst.v
    Info (12023): Found entity 1: lab7soc_usb_rst File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_timer_0.v
    Info (12023): Found entity 1: lab7soc_timer_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab7soc_sysid_qsys_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_spi_0.v
    Info (12023): Found entity 1: lab7soc_spi_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram_pll.v
    Info (12023): Found entity 1: lab7soc_sdram_pll_dffpipe_l2c File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab7soc_sdram_pll_stdsync_sv6 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab7soc_sdram_pll_altpll_vg92 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab7soc_sdram_pll File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram.v
    Info (12023): Found entity 1: lab7soc_sdram_input_efifo_module File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab7soc_sdram File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab7soc_onchip_memory2_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab7soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab7soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab7soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab7soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab7soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab7soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab7soc_nios2_gen2_0_cpu_nios2_oci File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab7soc_nios2_gen2_0_cpu File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_test_bench File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_leds_pio.v
    Info (12023): Found entity 1: lab7soc_leds_pio File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_keycode.v
    Info (12023): Found entity 1: lab7soc_keycode File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_key.v
    Info (12023): Found entity 1: lab7soc_key File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab7soc_jtag_uart_0_sim_scfifo_w File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab7soc_jtag_uart_0_scfifo_w File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab7soc_jtag_uart_0_sim_scfifo_r File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab7soc_jtag_uart_0_scfifo_r File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab7soc_jtag_uart_0 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab7soc_hex_digits_pio File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_button.v
    Info (12023): Found entity 1: lab7soc_Button File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/HexDriver.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file testbench.sv
Warning (10236): Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for "Reset_h" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 112
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(318): conditional expression evaluates to a constant File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(328): conditional expression evaluates to a constant File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(338): conditional expression evaluates to a constant File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(682): conditional expression evaluates to a constant File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab7soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab7" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab7.sv(112): object "Reset_h" assigned a value but never read File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 112
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 95
Info (12128): Elaborating entity "lab7soc" for hierarchy "lab7soc:u0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 165
Info (12128): Elaborating entity "lab7soc_Button" for hierarchy "lab7soc:u0|lab7soc_Button:button" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 151
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 168
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "LOCAL_REG" into its bus
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 81
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "font_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fontcurr" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 82
Info (12128): Elaborating entity "lab7soc_hex_digits_pio" for hierarchy "lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 179
Info (12128): Elaborating entity "lab7soc_jtag_uart_0" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 192
Info (12128): Elaborating entity "lab7soc_jtag_uart_0_scfifo_w" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab7soc_jtag_uart_0_scfifo_r" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7soc_key" for hierarchy "lab7soc:u0|lab7soc_key:key" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 200
Info (12128): Elaborating entity "lab7soc_keycode" for hierarchy "lab7soc:u0|lab7soc_keycode:keycode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 211
Info (12128): Elaborating entity "lab7soc_leds_pio" for hierarchy "lab7soc:u0|lab7soc_leds_pio:leds_pio" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 222
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 251
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7soc_onchip_memory2_0" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 265
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab7soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf
    Info (12023): Found entity 1: altsyncram_i2g1 File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/altsyncram_i2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i2g1" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_sdram" for hierarchy "lab7soc:u0|lab7soc_sdram:sdram" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 288
Info (12128): Elaborating entity "lab7soc_sdram_input_efifo_module" for hierarchy "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab7soc_sdram_pll" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 315
Info (12128): Elaborating entity "lab7soc_sdram_pll_stdsync_sv6" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab7soc_sdram_pll_dffpipe_l2c" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab7soc_sdram_pll_altpll_vg92" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab7soc_spi_0" for hierarchy "lab7soc:u0|lab7soc_spi_0:spi_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 331
Info (12128): Elaborating entity "lab7soc_sysid_qsys_0" for hierarchy "lab7soc:u0|lab7soc_sysid_qsys_0:sysid_qsys_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 338
Info (12128): Elaborating entity "lab7soc_timer_0" for hierarchy "lab7soc:u0|lab7soc_timer_0:timer_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 349
Info (12128): Elaborating entity "lab7soc_usb_rst" for hierarchy "lab7soc:u0|lab7soc_usb_rst:usb_rst" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 376
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 480
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1434
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1494
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1558
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1622
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1686
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1750
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1814
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1878
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1942
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2006
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2518
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2582
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2663
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2744
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2828
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2869
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3453
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3494
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3535
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 4926
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 200
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 4942
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 199
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_002" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 4958
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_007" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5038
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_007_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_012" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5118
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_012_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5264
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_demux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5377
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5484
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_mux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5507
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_mux_010" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux_010:cmd_mux_010" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5731
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_demux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5892
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_demux_010" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6116
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_mux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6367
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv Line: 550
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6474
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6540
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6606
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6640
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6771
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6916
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "lab7soc_irq_mapper" for hierarchy "lab7soc:u0|lab7soc_irq_mapper:irq_mapper" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 489
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 552
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller_001" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 615
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller_002" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v Line: 678
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.30.17:20:20 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/lab7jaia2andvarun/lab7jaia2andvarun/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
Info (13000): Registers with preset signals will power-up high File: C:/lab7jaia2andvarun/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 327 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/lab7jaia2andvarun/lab7jaia2andvarun/output_files/Lab7.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/lab7jaia2andvarun/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv Line: 19
Info (21057): Implemented 51849 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 51558 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 5259 megabytes
    Info: Processing ended: Thu Mar 30 17:22:53 2023
    Info: Elapsed time: 00:03:01
    Info: Total CPU time (on all processors): 00:03:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/lab7jaia2andvarun/lab7jaia2andvarun/output_files/Lab7.map.smsg.


