{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3210, "design__instance__area": 73782.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.1282997578382492, "power__switching__total": 0.09285788238048553, "power__leakage__total": 7.396701562356611e-07, "power__total": 0.22115838527679443, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5372863417362046, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5386466980467512, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5859325412928037, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1259137274528963, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7654522787827825, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7693425003710921, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5251392802579359, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.5399427724423544, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -338.3908999901079, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.5399427724423544, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.539943, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43552471195540365, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4357102302280654, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2652519390323229, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.404432498937794, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.4329336733872539, "clock__skew__worst_setup": 0.433345566141039, "timing__hold__ws": 0.26404856826189804, "timing__setup__ws": -4.995915822443803, "timing__hold__tns": 0, "timing__setup__tns": -388.753999994893, "timing__hold__wns": 0, "timing__setup__wns": -4.995915822443803, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 437, "timing__setup_r2r__ws": -4.995916, "timing__setup_r2r_vio__count": 437, "design__die__bbox": "0.0 0.0 337.445 355.365", "design__core__bbox": "6.72 15.68 330.4 337.12", "design__io": 106, "design__die__area": 119916, "design__core__area": 104044, "design__instance__count__stdcell": 3210, "design__instance__area__stdcell": 73782.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.709153, "design__instance__utilization__stdcell": 0.709153, "design__instance__count__class:buffer": 203, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19843392, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 105108, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 217, "design__instance__count__class:clock_buffer": 88, "design__instance__count__class:clock_inverter": 35, "design__instance__count__setup_buffer": 74, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2380, "route__net__special": 2, "route__drc_errors__iter:1": 704, "route__wirelength__iter:1": 115946, "route__drc_errors__iter:2": 247, "route__wirelength__iter:2": 115193, "route__drc_errors__iter:3": 183, "route__wirelength__iter:3": 115139, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 114905, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 114900, "route__drc_errors": 0, "route__wirelength": 114900, "route__vias": 16615, "route__vias__singlecut": 16615, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 628.81, "design__instance__count__class:fill_cell": 2429, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5335092518773039, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5351279570929875, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5841006732503634, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3422375812946954, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7589865617491076, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7630486458664897, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5438236681569931, "timing__setup__ws__corner:min_ss_125C_4v50": -4.1572773067409745, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -306.72217989188425, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.1572773067409745, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.157277, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4329336733872539, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.433345566141039, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26404856826189804, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.516604551537053, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5418399216004887, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5429161718309987, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5881530984271581, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8575879138453586, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7732199543942573, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7769081153863704, "timing__hold__ws__corner:max_ss_125C_4v50": 0.5045728422343061, "timing__setup__ws__corner:max_ss_125C_4v50": -4.995915822443803, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -388.753999994893, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.995915822443803, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.995916, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4386181819675573, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4384779607955814, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2667224294700273, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.273531427472625, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 55, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99579, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99852, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00420987, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00980408, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00242459, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00980408, "design_powergrid__voltage__worst": 0.00980408, "design_powergrid__voltage__worst__net:VDD": 4.99579, "design_powergrid__drop__worst": 0.00980408, "design_powergrid__drop__worst__net:VDD": 0.00420987, "design_powergrid__voltage__worst__net:VSS": 0.00980408, "design_powergrid__drop__worst__net:VSS": 0.00980408, "ir__voltage__worst": 5, "ir__drop__avg": 0.00148, "ir__drop__worst": 0.00421, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}