# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_aclk_0/sim/emu_dma_pcie_aclk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xdma_dummy_0/sim/emu_xdma_dummy_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_axi_lite_control_clk_0/sim/emu_axi_lite_control_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim/emu_sdaccel_generic_pcie_0_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_systemc_synchronizer_0_0/sim/emu_systemc_synchronizer_0_0.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ipshared/ee89/hdl/sim_axilite_slave_v1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_0/sim/emu_to_delete_kernel_ctrl_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr1_ui_clk_0/sim/emu_ddr1_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr2_ui_clk_0/sim/emu_ddr2_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr3_ui_clk_0/sim/emu_ddr3_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_0/sim/emu_xbar_0.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_default_function.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_control_s_axi.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_gmem_m_axi.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_knn_set_V.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mac_muladd_4ns_12ns_11ns_15_1_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mac_muladd_12ns_4ns_11ns_15_1_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mul_51ns_49ns_99_3_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mul_52ns_50ns_100_3_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_training_instance_V.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_urem_9ns_3ns_6_13_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_knn_vote.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_knn_vote_score.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_DigitRec_1_0/sim/emu_DigitRec_1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_1/sim/emu_xbar_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sim/emu_sim_axi_perf_mon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sim/emu_sim_axi_perf_mon_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sim/emu_sim_axi_perf_mon_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sim/emu_sim_axi_perf_mon_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim/emu_sim_axi_perf_mon2_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_accel_mon_0_0/sim/emu_sim_accel_mon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ipshared/521f/hdl/Verilog/sdx_aximm_wv_v1_0_top.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem0_0/sim/emu_xilmonitor_ddrmem0_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_regslice_0/sim/emu_s01_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_us_cc_df_0/sim/emu_auto_us_cc_df_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m01_regslice_0/sim/emu_m01_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_4/sim/emu_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_3/sim/emu_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_2/sim/emu_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_1/sim/emu_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_0/sim/emu_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_us_0/sim/emu_auto_us_0.v" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
