<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="vcu_DT_blk_design_vga_core_0_0_synth_1" LaunchDir="/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/vcu_DT_blk_design_vga_core_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vcu_DT_blk_design_c_counter_binary_0_0_synth_1" LaunchDir="/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/vcu_DT_blk_design_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vcu_DT_blk_design_clk_wiz_0_1_synth_1" LaunchDir="/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/vcu_DT_blk_design_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="vcu_DT_blk_design_vga_core_0_0_synth_1"/>
		<Parent Id="vcu_DT_blk_design_c_counter_binary_0_0_synth_1"/>
		<Parent Id="vcu_DT_blk_design_clk_wiz_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

