

================================================================
== Vitis HLS Report for 'exp_32_13_s'
================================================================
* Date:           Sun Jun 19 18:34:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 19, i32 23"   --->   Operation 6 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i32 %x_read"   --->   Operation 7 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %trunc_ln640, i4 0"   --->   Operation 8 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln300)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 23"   --->   Operation 10 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln300)   --->   "%overf = xor i1 %tmp, i1 %tmp_11"   --->   Operation 11 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln300)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 24"   --->   Operation 12 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln300)   --->   "%xor_ln222_2 = xor i1 %tmp, i1 %tmp_12"   --->   Operation 13 'xor' 'xor_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_2)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 25"   --->   Operation 14 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_2)   --->   "%xor_ln222_3 = xor i1 %tmp, i1 %tmp_13"   --->   Operation 15 'xor' 'xor_ln222_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 26"   --->   Operation 16 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_2)   --->   "%xor_ln222_4 = xor i1 %tmp, i1 %tmp_14"   --->   Operation 17 'xor' 'xor_ln222_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 27"   --->   Operation 18 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%xor_ln222 = xor i1 %tmp, i1 %tmp_15"   --->   Operation 19 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 28"   --->   Operation 20 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%xor_ln222_5 = xor i1 %tmp, i1 %tmp_19"   --->   Operation 21 'xor' 'xor_ln222_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 29"   --->   Operation 22 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%xor_ln222_6 = xor i1 %tmp, i1 %tmp_20"   --->   Operation 23 'xor' 'xor_ln222_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 30"   --->   Operation 24 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%xor_ln222_7 = xor i1 %tmp, i1 %tmp_21"   --->   Operation 25 'xor' 'xor_ln222_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%icmp_ln1551 = icmp_eq  i5 %p_Result_5, i5 15"   --->   Operation 26 'icmp' 'icmp_ln1551' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%icmp_ln1549 = icmp_ugt  i23 %p_Result_6, i23 7905299"   --->   Operation 27 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%and_ln300 = and i1 %icmp_ln1551, i1 %icmp_ln1549" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 28 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_read, i32 16, i32 22"   --->   Operation 29 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_read, i32 8, i32 15"   --->   Operation 30 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 3, i32 7"   --->   Operation 31 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %x_read"   --->   Operation 32 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i3 %tmp_31"   --->   Operation 33 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln573" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 34 'getelementptr' 'f_x_msb_4_h_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.61ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 35 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln573" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 36 'getelementptr' 'f_x_msb_4_l_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.61ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 37 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i5 %tmp_30"   --->   Operation 38 'zext' 'zext_ln573_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln573_1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 39 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.09ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 40 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 41 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln300 = or i1 %xor_ln222_2, i1 %overf" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 41 'or' 'or_ln300' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_2)   --->   "%or_ln300_1 = or i1 %xor_ln222_3, i1 %xor_ln222_4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 42 'or' 'or_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln300_2 = or i1 %or_ln300_1, i1 %or_ln300" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 43 'or' 'or_ln300_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%or_ln300_3 = or i1 %xor_ln222, i1 %xor_ln222_5" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 44 'or' 'or_ln300_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_5)   --->   "%or_ln300_4 = or i1 %xor_ln222_7, i1 %and_ln300" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 45 'or' 'or_ln300_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln300_5 = or i1 %or_ln300_4, i1 %xor_ln222_6" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 46 'or' 'or_ln300_5' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_7)   --->   "%or_ln300_6 = or i1 %or_ln300_5, i1 %or_ln300_3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 47 'or' 'or_ln300_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln300_7 = or i1 %or_ln300_6, i1 %or_ln300_2" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 48 'or' 'or_ln300_7' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 49 [1/2] (0.61ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 49 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 50 [1/2] (0.61ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 50 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i3.i14.i6.i12.i7, i3 %tmp_31, i14 0, i6 %f_x_msb_4_h_V, i12 0, i7 %f_x_msb_4_l_V"   --->   Operation 51 'bitconcatenate' 'p_Result_8' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.09ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 52 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %tmp_30, i7 0, i32 %f_x_msb_3_V"   --->   Operation 53 'bitconcatenate' 'p_Result_9' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i44 %p_Result_9"   --->   Operation 54 'zext' 'zext_ln1169' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i42 %p_Result_8"   --->   Operation 55 'zext' 'zext_ln1171' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.56ns)   --->   "%r_V_9 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 56 'mul' 'r_V_9' <Predicate = (!or_ln300_7)> <Delay = 3.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_9, i32 55, i32 85"   --->   Operation 57 'partselect' 'trunc_ln8' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i31 %trunc_ln8"   --->   Operation 58 'zext' 'zext_ln1245' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %tmp_30, i7 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 59 'bitconcatenate' 'rhs_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i47 %rhs_2"   --->   Operation 60 'zext' 'zext_ln1245_1' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i42 %p_Result_8"   --->   Operation 61 'zext' 'zext_ln712' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.94ns)   --->   "%add_ln712 = add i43 %zext_ln712, i43 %zext_ln1245"   --->   Operation 62 'add' 'add_ln712' <Predicate = (!or_ln300_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i43 %add_ln712"   --->   Operation 63 'zext' 'zext_ln712_1' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.95ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln712_1, i48 %zext_ln1245_1"   --->   Operation 64 'add' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = (!or_ln300_7)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i8 %tmp_29"   --->   Operation 65 'zext' 'zext_ln573_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln573_2" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 66 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.09ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 67 'load' 'f_x_msb_2_V' <Predicate = (!or_ln300_7)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp, i7 %p_Result_s"   --->   Operation 68 'bitconcatenate' 'p_Result_7' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.09ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 69 'load' 'f_x_msb_2_V' <Predicate = (!or_ln300_7)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 70 'partselect' 'p_Result_10' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i5 %p_Result_10"   --->   Operation 71 'zext' 'zext_ln712_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i8 %tmp_29"   --->   Operation 72 'zext' 'zext_ln712_4' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%ret_V_5 = add i9 %zext_ln712_4, i9 %zext_ln712_2"   --->   Operation 73 'add' 'ret_V_5' <Predicate = (!or_ln300_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln640_2 = trunc i46 %f_x_msb_2_V"   --->   Operation 74 'trunc' 'trunc_ln640_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_5, i41 %trunc_ln640_2"   --->   Operation 75 'bitconcatenate' 'p_Result_11' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i50 %p_Result_11"   --->   Operation 76 'zext' 'zext_ln1169_1' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 77 'zext' 'zext_ln1171_1' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.74ns)   --->   "%r_V_10 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 78 'mul' 'r_V_10' <Predicate = (!or_ln300_7)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1245_2 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_10, i32 52, i32 97"   --->   Operation 79 'partselect' 'trunc_ln1245_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i46 %trunc_ln1245_2"   --->   Operation 80 'zext' 'zext_ln1245_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_4 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_5, i41 %trunc_ln640_2, i6 0"   --->   Operation 81 'bitconcatenate' 'rhs_4' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i56 %rhs_4, i56 %zext_ln1245_2"   --->   Operation 82 'add' 'ret_V_6' <Predicate = (!or_ln300_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1245_3 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 83 'zext' 'zext_ln1245_3' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V = add i56 %ret_V_6, i56 %zext_ln1245_3"   --->   Operation 84 'add' 'ret_V' <Predicate = (!or_ln300_7)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 85 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i8 %p_Result_7"   --->   Operation 86 'zext' 'zext_ln573_3' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln573_3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 87 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.09ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 88 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln300_7)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 89 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln288 = xor i1 %tmp, i1 1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:288]   --->   Operation 90 'xor' 'xor_ln288' <Predicate = (or_ln300_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln640 = select i1 %xor_ln288, i46 70368744177663, i46 0"   --->   Operation 91 'select' 'select_ln640' <Predicate = (or_ln300_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (1.09ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 92 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln300_7)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i50 %exp_x_msb_1_V"   --->   Operation 93 'zext' 'zext_ln1169_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 94 'zext' 'zext_ln1171_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 95 'mul' 'r_V' <Predicate = (!or_ln300_7)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 96 'partselect' 'trunc_ln712_2' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i48 %trunc_ln712_2"   --->   Operation 97 'zext' 'zext_ln712_3' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.96ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln712_3"   --->   Operation 98 'add' 'y_l_V' <Predicate = (!or_ln300_7)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49"   --->   Operation 99 'partselect' 'y_V' <Predicate = (!or_ln300_7)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln300_7, i46 %select_ln640, i46 %y_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 100 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %y_V_2, i32 44, i32 45" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 101 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.40ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_25, i2 0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 102 'icmp' 'overf_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_s_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 43"   --->   Operation 103 'bitselect' 'p_Result_s_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533 = or i1 %p_Result_s_65, i1 %overf_1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 104 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i46.i32.i32, i46 %y_V_2, i32 40, i32 42" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 105 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.53ns)   --->   "%icmp_ln533 = icmp_ne  i3 %tmp_27, i3 0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 106 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_1 = or i1 %icmp_ln533, i1 %or_ln533" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 107 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %y_V_2, i32 35, i32 39" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 108 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.69ns)   --->   "%icmp_ln533_1 = icmp_ne  i5 %tmp_28, i5 0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 109 'icmp' 'icmp_ln533_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%overf_2 = or i1 %icmp_ln533_1, i1 %or_ln533_1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 110 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %y_V_2, i32 4, i32 35"   --->   Operation 111 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_2, i32 2147483647, i32 %tmp_s" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 112 'select' 'select_ln536' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i32 %select_ln536" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 113 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                    (read          ) [ 00000]
p_Result_5                (partselect    ) [ 00000]
trunc_ln640               (trunc         ) [ 00000]
p_Result_6                (bitconcatenate) [ 00000]
tmp                       (bitselect     ) [ 01111]
tmp_11                    (bitselect     ) [ 00000]
overf                     (xor           ) [ 00000]
tmp_12                    (bitselect     ) [ 00000]
xor_ln222_2               (xor           ) [ 00000]
tmp_13                    (bitselect     ) [ 00000]
xor_ln222_3               (xor           ) [ 00000]
tmp_14                    (bitselect     ) [ 00000]
xor_ln222_4               (xor           ) [ 00000]
tmp_15                    (bitselect     ) [ 00000]
xor_ln222                 (xor           ) [ 00000]
tmp_19                    (bitselect     ) [ 00000]
xor_ln222_5               (xor           ) [ 00000]
tmp_20                    (bitselect     ) [ 00000]
xor_ln222_6               (xor           ) [ 00000]
tmp_21                    (bitselect     ) [ 00000]
xor_ln222_7               (xor           ) [ 00000]
icmp_ln1551               (icmp          ) [ 00000]
icmp_ln1549               (icmp          ) [ 00000]
and_ln300                 (and           ) [ 00000]
p_Result_s                (partselect    ) [ 01110]
tmp_29                    (partselect    ) [ 01110]
tmp_30                    (partselect    ) [ 01100]
tmp_31                    (trunc         ) [ 01100]
zext_ln573                (zext          ) [ 00000]
f_x_msb_4_h_table_V_addr  (getelementptr ) [ 01100]
f_x_msb_4_l_table_V_addr  (getelementptr ) [ 01100]
zext_ln573_1              (zext          ) [ 00000]
f_x_msb_3_table_V_addr    (getelementptr ) [ 01100]
or_ln300                  (or            ) [ 00000]
or_ln300_1                (or            ) [ 00000]
or_ln300_2                (or            ) [ 00000]
or_ln300_3                (or            ) [ 00000]
or_ln300_4                (or            ) [ 00000]
or_ln300_5                (or            ) [ 00000]
or_ln300_6                (or            ) [ 00000]
or_ln300_7                (or            ) [ 01111]
f_x_msb_4_h_V             (load          ) [ 00000]
f_x_msb_4_l_V             (load          ) [ 00000]
p_Result_8                (bitconcatenate) [ 00000]
f_x_msb_3_V               (load          ) [ 00000]
p_Result_9                (bitconcatenate) [ 00000]
zext_ln1169               (zext          ) [ 00000]
zext_ln1171               (zext          ) [ 00000]
r_V_9                     (mul           ) [ 00000]
trunc_ln8                 (partselect    ) [ 00000]
zext_ln1245               (zext          ) [ 00000]
rhs_2                     (bitconcatenate) [ 00000]
zext_ln1245_1             (zext          ) [ 00000]
zext_ln712                (zext          ) [ 00000]
add_ln712                 (add           ) [ 00000]
zext_ln712_1              (zext          ) [ 00000]
exp_x_msb_3_4_lsb_m_1_V   (add           ) [ 01010]
zext_ln573_2              (zext          ) [ 00000]
f_x_msb_2_table_V_addr    (getelementptr ) [ 01010]
p_Result_7                (bitconcatenate) [ 00000]
f_x_msb_2_V               (load          ) [ 00000]
p_Result_10               (partselect    ) [ 00000]
zext_ln712_2              (zext          ) [ 00000]
zext_ln712_4              (zext          ) [ 00000]
ret_V_5                   (add           ) [ 00000]
trunc_ln640_2             (trunc         ) [ 00000]
p_Result_11               (bitconcatenate) [ 00000]
zext_ln1169_1             (zext          ) [ 00000]
zext_ln1171_1             (zext          ) [ 00000]
r_V_10                    (mul           ) [ 00000]
trunc_ln1245_2            (partselect    ) [ 00000]
zext_ln1245_2             (zext          ) [ 00000]
rhs_4                     (bitconcatenate) [ 00000]
ret_V_6                   (add           ) [ 00000]
zext_ln1245_3             (zext          ) [ 00000]
ret_V                     (add           ) [ 00000]
exp_x_msb_2_3_4_lsb_m_1_V (partselect    ) [ 01001]
zext_ln573_3              (zext          ) [ 00000]
exp_x_msb_1_table_V_addr  (getelementptr ) [ 01001]
specpipeline_ln39         (specpipeline  ) [ 00000]
xor_ln288                 (xor           ) [ 00000]
select_ln640              (select        ) [ 00000]
exp_x_msb_1_V             (load          ) [ 00000]
zext_ln1169_2             (zext          ) [ 00000]
zext_ln1171_2             (zext          ) [ 00000]
r_V                       (mul           ) [ 00000]
trunc_ln712_2             (partselect    ) [ 00000]
zext_ln712_3              (zext          ) [ 00000]
y_l_V                     (add           ) [ 00000]
y_V                       (partselect    ) [ 00000]
y_V_2                     (select        ) [ 00000]
tmp_25                    (partselect    ) [ 00000]
overf_1                   (icmp          ) [ 00000]
p_Result_s_65             (bitselect     ) [ 00000]
or_ln533                  (or            ) [ 00000]
tmp_27                    (partselect    ) [ 00000]
icmp_ln533                (icmp          ) [ 00000]
or_ln533_1                (or            ) [ 00000]
tmp_28                    (partselect    ) [ 00000]
icmp_ln533_1              (icmp          ) [ 00000]
overf_2                   (or            ) [ 00000]
tmp_s                     (partselect    ) [ 00000]
select_ln536              (select        ) [ 00000]
ret_ln953                 (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i19.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i3.i14.i6.i12.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i46.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="x_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="f_x_msb_4_h_table_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_h_table_V_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_h_V/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="f_x_msb_4_l_table_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_l_table_V_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_l_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="46" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="50" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln640_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="23" slack="0"/>
<pin id="245" dir="0" index="1" bw="19" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_11_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="overf_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_12_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln222_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln222_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_3/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_14_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln222_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_4/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_15_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="xor_ln222_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_19_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xor_ln222_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_5/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_20_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln222_6_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_6/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_21_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xor_ln222_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_7/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln1551_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1551/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln1549_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="23" slack="0"/>
<pin id="379" dir="0" index="1" bw="23" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="and_ln300_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_29_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="5" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_30_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="0" index="3" bw="4" slack="0"/>
<pin id="414" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_31_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln573_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln573_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln300_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln300_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln300_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_2/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln300_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_3/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln300_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_4/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln300_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_5/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln300_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_6/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln300_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_7/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="42" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="1"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="0" index="4" bw="1" slack="0"/>
<pin id="488" dir="0" index="5" bw="7" slack="0"/>
<pin id="489" dir="1" index="6" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Result_9_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="44" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="0" index="3" bw="32" slack="0"/>
<pin id="500" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln1169_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="44" slack="0"/>
<pin id="506" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln1171_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="42" slack="0"/>
<pin id="510" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="r_V_9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="44" slack="0"/>
<pin id="514" dir="0" index="1" bw="42" slack="0"/>
<pin id="515" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="0" index="1" bw="86" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="0" index="3" bw="8" slack="0"/>
<pin id="523" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1245_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="rhs_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="47" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="0" index="3" bw="32" slack="0"/>
<pin id="537" dir="0" index="4" bw="1" slack="0"/>
<pin id="538" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln1245_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="47" slack="0"/>
<pin id="545" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln712_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="42" slack="0"/>
<pin id="549" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln712_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="42" slack="0"/>
<pin id="553" dir="0" index="1" bw="31" slack="0"/>
<pin id="554" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln712_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="43" slack="0"/>
<pin id="559" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exp_x_msb_3_4_lsb_m_1_V_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="43" slack="0"/>
<pin id="563" dir="0" index="1" bw="47" slack="0"/>
<pin id="564" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_3_4_lsb_m_1_V/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln573_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_2/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Result_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="2"/>
<pin id="574" dir="0" index="2" bw="7" slack="2"/>
<pin id="575" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_Result_10_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="46" slack="0"/>
<pin id="580" dir="0" index="2" bw="7" slack="0"/>
<pin id="581" dir="0" index="3" bw="7" slack="0"/>
<pin id="582" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln712_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln712_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="2"/>
<pin id="593" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_4/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="ret_V_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln640_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="46" slack="0"/>
<pin id="602" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_2/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Result_11_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="50" slack="0"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="0" index="2" bw="41" slack="0"/>
<pin id="608" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln1169_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="50" slack="0"/>
<pin id="614" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln1171_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="48" slack="1"/>
<pin id="618" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_V_10_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="50" slack="0"/>
<pin id="621" dir="0" index="1" bw="48" slack="0"/>
<pin id="622" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln1245_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="46" slack="0"/>
<pin id="627" dir="0" index="1" bw="98" slack="0"/>
<pin id="628" dir="0" index="2" bw="7" slack="0"/>
<pin id="629" dir="0" index="3" bw="8" slack="0"/>
<pin id="630" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1245_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1245_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="46" slack="0"/>
<pin id="637" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_2/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="rhs_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="56" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="0" index="2" bw="41" slack="0"/>
<pin id="643" dir="0" index="3" bw="1" slack="0"/>
<pin id="644" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_4/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="ret_V_6_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="56" slack="0"/>
<pin id="651" dir="0" index="1" bw="46" slack="0"/>
<pin id="652" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln1245_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="48" slack="1"/>
<pin id="657" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_3/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ret_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="56" slack="0"/>
<pin id="660" dir="0" index="1" bw="48" slack="0"/>
<pin id="661" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exp_x_msb_2_3_4_lsb_m_1_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="50" slack="0"/>
<pin id="666" dir="0" index="1" bw="56" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_m_1_V/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln573_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xor_ln288_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="3"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln288/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln640_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln640/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1169_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="50" slack="0"/>
<pin id="694" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_2/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln1171_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="50" slack="1"/>
<pin id="698" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="r_V_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="50" slack="0"/>
<pin id="701" dir="0" index="1" bw="50" slack="0"/>
<pin id="702" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln712_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="48" slack="0"/>
<pin id="707" dir="0" index="1" bw="100" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="0" index="3" bw="8" slack="0"/>
<pin id="710" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln712_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="48" slack="0"/>
<pin id="717" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_3/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="y_l_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="50" slack="0"/>
<pin id="721" dir="0" index="1" bw="48" slack="0"/>
<pin id="722" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="y_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="46" slack="0"/>
<pin id="727" dir="0" index="1" bw="50" slack="0"/>
<pin id="728" dir="0" index="2" bw="4" slack="0"/>
<pin id="729" dir="0" index="3" bw="7" slack="0"/>
<pin id="730" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="y_V_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="3"/>
<pin id="737" dir="0" index="1" bw="46" slack="0"/>
<pin id="738" dir="0" index="2" bw="46" slack="0"/>
<pin id="739" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_25_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="0"/>
<pin id="744" dir="0" index="1" bw="46" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="overf_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_Result_s_65_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="46" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_65/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln533_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_27_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="0" index="1" bw="46" slack="0"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="0" index="3" bw="7" slack="0"/>
<pin id="777" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln533_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="or_ln533_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_1/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_28_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="0"/>
<pin id="796" dir="0" index="1" bw="46" slack="0"/>
<pin id="797" dir="0" index="2" bw="7" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln533_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533_1/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="overf_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_s_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="46" slack="0"/>
<pin id="819" dir="0" index="2" bw="4" slack="0"/>
<pin id="820" dir="0" index="3" bw="7" slack="0"/>
<pin id="821" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln536_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536/4 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_Result_s_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="2"/>
<pin id="842" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_29_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_30_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_31_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="862" class="1005" name="f_x_msb_4_h_table_V_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="1"/>
<pin id="864" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_h_table_V_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="f_x_msb_4_l_table_V_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="1"/>
<pin id="869" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_table_V_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="f_x_msb_3_table_V_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="or_ln300_7_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln300_7 "/>
</bind>
</comp>

<comp id="882" class="1005" name="exp_x_msb_3_4_lsb_m_1_V_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="48" slack="1"/>
<pin id="884" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="888" class="1005" name="f_x_msb_2_table_V_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="exp_x_msb_2_3_4_lsb_m_1_V_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="50" slack="1"/>
<pin id="895" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="898" class="1005" name="exp_x_msb_1_table_V_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="158" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="158" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="158" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="158" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="251" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="158" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="251" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="273" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="158" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="251" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="158" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="251" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="158" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="251" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="315" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="158" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="251" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="329" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="158" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="251" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="158" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="251" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="357" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="229" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="243" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="158" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="158" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="158" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="158" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="432"><net_src comp="409" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="438"><net_src comp="281" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="267" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="295" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="309" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="323" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="337" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="365" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="383" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="351" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="452" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="446" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="64" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="492"><net_src comp="171" pin="3"/><net_sink comp="482" pin=3"/></net>

<net id="493"><net_src comp="68" pin="0"/><net_sink comp="482" pin=4"/></net>

<net id="494"><net_src comp="184" pin="3"/><net_sink comp="482" pin=5"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="197" pin="3"/><net_sink comp="495" pin=3"/></net>

<net id="507"><net_src comp="495" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="482" pin="6"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="197" pin="3"/><net_sink comp="532" pin=3"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="546"><net_src comp="532" pin="5"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="482" pin="6"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="528" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="543" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="210" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="88" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="590"><net_src comp="577" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="587" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="210" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="594" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="600" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="96" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="98" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="594" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="600" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="653"><net_src comp="639" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="635" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="106" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="76" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="571" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="683"><net_src comp="116" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="118" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="223" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="692" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="122" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="96" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="124" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="705" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="223" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="126" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="128" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="130" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="740"><net_src comp="684" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="725" pin="4"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="132" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="735" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="134" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="756"><net_src comp="742" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="136" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="138" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="735" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="140" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="752" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="142" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="735" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="144" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="146" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="786"><net_src comp="772" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="82" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="766" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="86" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="735" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="148" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="150" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="808"><net_src comp="794" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="152" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="788" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="822"><net_src comp="154" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="735" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="128" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="148" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="831"><net_src comp="810" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="156" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="816" pin="4"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="251" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="843"><net_src comp="389" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="848"><net_src comp="399" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="854"><net_src comp="409" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="860"><net_src comp="419" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="865"><net_src comp="164" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="870"><net_src comp="177" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="875"><net_src comp="190" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="880"><net_src comp="476" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="885"><net_src comp="561" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="891"><net_src comp="203" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="896"><net_src comp="664" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="901"><net_src comp="216" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<32, 13> : x | {1 }
	Port: exp<32, 13> : f_x_msb_4_h_table_V | {1 2 }
	Port: exp<32, 13> : f_x_msb_4_l_table_V | {1 2 }
	Port: exp<32, 13> : f_x_msb_3_table_V | {1 2 }
	Port: exp<32, 13> : f_x_msb_2_table_V | {2 3 }
	Port: exp<32, 13> : exp_x_msb_1_table_V | {3 4 }
  - Chain level:
	State 1
		p_Result_6 : 1
		overf : 1
		xor_ln222_2 : 1
		xor_ln222_3 : 1
		xor_ln222_4 : 1
		xor_ln222 : 1
		xor_ln222_5 : 1
		xor_ln222_6 : 1
		xor_ln222_7 : 1
		icmp_ln1551 : 1
		icmp_ln1549 : 2
		and_ln300 : 3
		zext_ln573 : 1
		f_x_msb_4_h_table_V_addr : 2
		f_x_msb_4_h_V : 3
		f_x_msb_4_l_table_V_addr : 2
		f_x_msb_4_l_V : 3
		zext_ln573_1 : 1
		f_x_msb_3_table_V_addr : 2
		f_x_msb_3_V : 3
		or_ln300 : 1
		or_ln300_1 : 1
		or_ln300_2 : 1
		or_ln300_3 : 1
		or_ln300_4 : 3
		or_ln300_5 : 3
		or_ln300_6 : 3
		or_ln300_7 : 3
	State 2
		p_Result_8 : 1
		p_Result_9 : 1
		zext_ln1169 : 2
		zext_ln1171 : 2
		r_V_9 : 3
		trunc_ln8 : 4
		zext_ln1245 : 5
		rhs_2 : 1
		zext_ln1245_1 : 2
		zext_ln712 : 2
		add_ln712 : 6
		zext_ln712_1 : 7
		exp_x_msb_3_4_lsb_m_1_V : 8
		f_x_msb_2_table_V_addr : 1
		f_x_msb_2_V : 2
	State 3
		p_Result_10 : 1
		zext_ln712_2 : 2
		ret_V_5 : 3
		trunc_ln640_2 : 1
		p_Result_11 : 4
		zext_ln1169_1 : 5
		r_V_10 : 6
		trunc_ln1245_2 : 7
		zext_ln1245_2 : 8
		rhs_4 : 4
		ret_V_6 : 9
		ret_V : 10
		exp_x_msb_2_3_4_lsb_m_1_V : 11
		zext_ln573_3 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 4
		zext_ln1169_2 : 1
		r_V : 2
		trunc_ln712_2 : 3
		zext_ln712_3 : 4
		y_l_V : 5
		y_V : 6
		y_V_2 : 7
		tmp_25 : 8
		overf_1 : 9
		p_Result_s_65 : 8
		or_ln533 : 10
		tmp_27 : 8
		icmp_ln533 : 9
		or_ln533_1 : 10
		tmp_28 : 8
		icmp_ln533_1 : 9
		overf_2 : 10
		tmp_s : 8
		select_ln536 : 10
		ret_ln953 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln712_fu_551         |    0    |    0    |    49   |
|          |  exp_x_msb_3_4_lsb_m_1_V_fu_561  |    0    |    0    |    54   |
|    add   |          ret_V_5_fu_594          |    0    |    0    |    15   |
|          |          ret_V_6_fu_649          |    0    |    0    |    56   |
|          |           ret_V_fu_658           |    0    |    0    |    56   |
|          |           y_l_V_fu_719           |    0    |    0    |    57   |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_9_fu_512           |    4    |    0    |    16   |
|    mul   |           r_V_10_fu_619          |    8    |    0    |    21   |
|          |            r_V_fu_699            |    8    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln640_fu_684       |    0    |    0    |    2    |
|  select  |           y_V_2_fu_735           |    0    |    0    |    44   |
|          |        select_ln536_fu_826       |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1551_fu_371        |    0    |    0    |    9    |
|          |        icmp_ln1549_fu_377        |    0    |    0    |    16   |
|   icmp   |          overf_1_fu_752          |    0    |    0    |    8    |
|          |         icmp_ln533_fu_782        |    0    |    0    |    8    |
|          |        icmp_ln533_1_fu_804       |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln300_fu_434         |    0    |    0    |    2    |
|          |         or_ln300_1_fu_440        |    0    |    0    |    2    |
|          |         or_ln300_2_fu_446        |    0    |    0    |    2    |
|          |         or_ln300_3_fu_452        |    0    |    0    |    2    |
|          |         or_ln300_4_fu_458        |    0    |    0    |    2    |
|    or    |         or_ln300_5_fu_464        |    0    |    0    |    2    |
|          |         or_ln300_6_fu_470        |    0    |    0    |    2    |
|          |         or_ln300_7_fu_476        |    0    |    0    |    2    |
|          |          or_ln533_fu_766         |    0    |    0    |    2    |
|          |         or_ln533_1_fu_788        |    0    |    0    |    2    |
|          |          overf_2_fu_810          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_267           |    0    |    0    |    2    |
|          |        xor_ln222_2_fu_281        |    0    |    0    |    2    |
|          |        xor_ln222_3_fu_295        |    0    |    0    |    2    |
|          |        xor_ln222_4_fu_309        |    0    |    0    |    2    |
|    xor   |         xor_ln222_fu_323         |    0    |    0    |    2    |
|          |        xor_ln222_5_fu_337        |    0    |    0    |    2    |
|          |        xor_ln222_6_fu_351        |    0    |    0    |    2    |
|          |        xor_ln222_7_fu_365        |    0    |    0    |    2    |
|          |         xor_ln288_fu_679         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln300_fu_383         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   |        x_read_read_fu_158        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_5_fu_229        |    0    |    0    |    0    |
|          |         p_Result_s_fu_389        |    0    |    0    |    0    |
|          |           tmp_29_fu_399          |    0    |    0    |    0    |
|          |           tmp_30_fu_409          |    0    |    0    |    0    |
|          |         trunc_ln8_fu_518         |    0    |    0    |    0    |
|          |        p_Result_10_fu_577        |    0    |    0    |    0    |
|partselect|       trunc_ln1245_2_fu_625      |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_m_1_V_fu_664 |    0    |    0    |    0    |
|          |       trunc_ln712_2_fu_705       |    0    |    0    |    0    |
|          |            y_V_fu_725            |    0    |    0    |    0    |
|          |           tmp_25_fu_742          |    0    |    0    |    0    |
|          |           tmp_27_fu_772          |    0    |    0    |    0    |
|          |           tmp_28_fu_794          |    0    |    0    |    0    |
|          |           tmp_s_fu_816           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln640_fu_239        |    0    |    0    |    0    |
|   trunc  |           tmp_31_fu_419          |    0    |    0    |    0    |
|          |       trunc_ln640_2_fu_600       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_6_fu_243        |    0    |    0    |    0    |
|          |         p_Result_8_fu_482        |    0    |    0    |    0    |
|          |         p_Result_9_fu_495        |    0    |    0    |    0    |
|bitconcatenate|           rhs_2_fu_532           |    0    |    0    |    0    |
|          |         p_Result_7_fu_571        |    0    |    0    |    0    |
|          |        p_Result_11_fu_604        |    0    |    0    |    0    |
|          |           rhs_4_fu_639           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_251            |    0    |    0    |    0    |
|          |           tmp_11_fu_259          |    0    |    0    |    0    |
|          |           tmp_12_fu_273          |    0    |    0    |    0    |
|          |           tmp_13_fu_287          |    0    |    0    |    0    |
| bitselect|           tmp_14_fu_301          |    0    |    0    |    0    |
|          |           tmp_15_fu_315          |    0    |    0    |    0    |
|          |           tmp_19_fu_329          |    0    |    0    |    0    |
|          |           tmp_20_fu_343          |    0    |    0    |    0    |
|          |           tmp_21_fu_357          |    0    |    0    |    0    |
|          |       p_Result_s_65_fu_758       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln573_fu_423        |    0    |    0    |    0    |
|          |        zext_ln573_1_fu_429       |    0    |    0    |    0    |
|          |        zext_ln1169_fu_504        |    0    |    0    |    0    |
|          |        zext_ln1171_fu_508        |    0    |    0    |    0    |
|          |        zext_ln1245_fu_528        |    0    |    0    |    0    |
|          |       zext_ln1245_1_fu_543       |    0    |    0    |    0    |
|          |         zext_ln712_fu_547        |    0    |    0    |    0    |
|          |        zext_ln712_1_fu_557       |    0    |    0    |    0    |
|          |        zext_ln573_2_fu_567       |    0    |    0    |    0    |
|   zext   |        zext_ln712_2_fu_587       |    0    |    0    |    0    |
|          |        zext_ln712_4_fu_591       |    0    |    0    |    0    |
|          |       zext_ln1169_1_fu_612       |    0    |    0    |    0    |
|          |       zext_ln1171_1_fu_616       |    0    |    0    |    0    |
|          |       zext_ln1245_2_fu_635       |    0    |    0    |    0    |
|          |       zext_ln1245_3_fu_655       |    0    |    0    |    0    |
|          |        zext_ln573_3_fu_674       |    0    |    0    |    0    |
|          |       zext_ln1169_2_fu_692       |    0    |    0    |    0    |
|          |       zext_ln1171_2_fu_696       |    0    |    0    |    0    |
|          |        zext_ln712_3_fu_715       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    20   |    0    |   515   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| exp_x_msb_1_table_V_addr_reg_898|    8   |
|exp_x_msb_2_3_4_lsb_m_1_V_reg_893|   50   |
| exp_x_msb_3_4_lsb_m_1_V_reg_882 |   48   |
|  f_x_msb_2_table_V_addr_reg_888 |    8   |
|  f_x_msb_3_table_V_addr_reg_872 |    5   |
| f_x_msb_4_h_table_V_addr_reg_862|    3   |
| f_x_msb_4_l_table_V_addr_reg_867|    3   |
|        or_ln300_7_reg_877       |    1   |
|        p_Result_s_reg_840       |    7   |
|          tmp_29_reg_845         |    8   |
|          tmp_30_reg_851         |    5   |
|          tmp_31_reg_857         |    3   |
|           tmp_reg_834           |    1   |
+---------------------------------+--------+
|              Total              |   150  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_171 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||   2.01  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |   515  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    2   |   150  |   560  |
+-----------+--------+--------+--------+--------+
