// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2021-2022 NXP
 */

#include <linux/module.h>
#include <linux/nvmem-provider.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>
#include <soc/s32cc/revision_defs.h>

/* SoC revision */
#define SIUL2_MIDR1_OFF				(0x00000004)
#define SIUL2_MIDR2_OFF				(0x00000008)

/* SIUL2_MIDR1 masks */
#define SIUL2_MIDR1_MINOR_MASK		(0xF << 0)
#define SIUL2_MIDR1_MAJOR_SHIFT		(4)
#define SIUL2_MIDR1_MAJOR_MASK		(0xF << SIUL2_MIDR1_MAJOR_SHIFT)
#define SIUL2_MIDR1_PART_NO_SHIFT	(16)
#define SIUL2_MIDR1_PART_NO_MASK	GENMASK(25, 16)

/* SIUL2_MIDR2 masks */
#define SIUL2_MIDR2_SERDES_MASK	BIT(15)

#define SIUL2_QUIRK_MIDR1_DECREMENT_VAL	BIT(1)

struct s32cc_nvmem_drvdata {
	u32 quirks;
};

struct s32cc_siul2_nvmem_data {
	struct device *dev;
	struct nvmem_device *nvmem;
	const struct s32cc_nvmem_drvdata *drvdata;
	void __iomem *siul2;
};

static struct nvmem_config econfig_0 = {
	.name = "s32cc-siul2_0_nvmem",
	.owner = THIS_MODULE,
	.word_size = 4,
	.size = 4,
	.read_only = true,
};

static struct nvmem_config econfig_1 = {
	.name = "s32cc-siul2_1_nvmem",
	.owner = THIS_MODULE,
	.word_size = 4,
	.size = 4,
	.read_only = true,
};

static const struct s32cc_nvmem_drvdata s32cc_siul2_0_data = {
	.quirks = 0,
};

static const struct s32cc_nvmem_drvdata s32g2_siul2_0_data = {
	.quirks = SIUL2_QUIRK_MIDR1_DECREMENT_VAL,
};

static const struct s32cc_nvmem_drvdata s32cc_siul2_1_data = {
	.quirks = 0,
};

static inline bool is_siul2_0_data(const struct s32cc_nvmem_drvdata *data)
{
	return (data == &s32cc_siul2_0_data) ||
		(data == &s32g2_siul2_0_data);
}

static inline bool is_siul2_1_data(const struct s32cc_nvmem_drvdata *data)
{
	return data == &s32cc_siul2_1_data;
}

static inline int needs_minor_decrement(const struct s32cc_nvmem_drvdata *data)
{
	return data->quirks & SIUL2_QUIRK_MIDR1_DECREMENT_VAL;
}

static u32 get_variant_bits(u32 value)
{
	/* Mapping between G3 variant ID and the PCIe Device ID,
	 * as described in the "S32G3 Reference Manual rev1.0,
	 * chapter SerDes Subsystem, section "Device and revision IDs",
	 * where: index = last 2 digits of the variant
	 *        value = last hex digit of the PCIe Device ID"
	 */
	static const u32 s32g3_variants[] = {
		[78] = 0x6,
		[79] = 0x4,
		[98] = 0x2,
		[99] = 0x0,
	};

	/* PCIe variant bits with respect to PCIe Device ID update
	 * applies only to S32G3 platforms.
	 */
	if (value / 100 != 3)
		return 0;

	value %= 100;

	if (value < ARRAY_SIZE(s32g3_variants))
		return s32g3_variants[value];

	return 0;
}

static int s32cc_siul2_0_nvmem_read(void *context, unsigned int offset,
				    void *val, size_t bytes)
{
	struct s32cc_siul2_nvmem_data *priv = context;
	u32 midr1;
	u32 major, minor, part_no, pcie_variant_bits;

	if (bytes != NVRAM_CELL_SIZE)
		return -EOPNOTSUPP;

	if (offset == SOC_REVISION_OFFSET) {
		midr1 = ioread32(priv->siul2 + SIUL2_MIDR1_OFF);
		major = (midr1 & SIUL2_MIDR1_MAJOR_MASK) >> SIUL2_MIDR1_MAJOR_SHIFT;
		minor = midr1 & SIUL2_MIDR1_MINOR_MASK;

		if (minor > 0 && needs_minor_decrement(priv->drvdata))
			minor--;

		/* Bytes format: (MAJOR+1).MINOR.0.0 */
		*(u32 *)val = (major + 1) << S32CC_SOC_REV_MAJOR_SHIFT
				| minor << S32CC_SOC_REV_MINOR_SHIFT;

		return 0;
	}

	if (offset == PCIE_VARIANT_OFFSET) {
		midr1 = ioread32(priv->siul2 + SIUL2_MIDR1_OFF);
		part_no = (midr1 & SIUL2_MIDR1_PART_NO_MASK) >> SIUL2_MIDR1_PART_NO_SHIFT;
		pcie_variant_bits = get_variant_bits(part_no);

		/* Bytes format: 0.0.0.PCIE_VARIANT */
		*(u32 *)val = pcie_variant_bits << S32CC_PCIE_DEV_VARIANT;

		return 0;
	}

	return -EOPNOTSUPP;
}

static int s32cc_siul2_1_nvmem_read(void *context, unsigned int offset,
				    void *val, size_t bytes)
{
	struct s32cc_siul2_nvmem_data *priv = context;
	u32 midr2;
	u32 serdes;

	if (offset != SERDES_PRESENCE_OFFSET || bytes != NVRAM_CELL_SIZE)
		return -EOPNOTSUPP;

	midr2 = ioread32(priv->siul2 + SIUL2_MIDR2_OFF);
	serdes = !!(midr2 & SIUL2_MIDR2_SERDES_MASK);
	*(u32 *)val = serdes;

	return 0;
}

static const struct of_device_id s32cc_siul2_nvmem_match[] = {
	{ .compatible = "nxp,s32cc-siul2_0-nvmem", .data = &s32cc_siul2_0_data },
	{ .compatible = "nxp,s32g2-siul2_0-nvmem", .data = &s32g2_siul2_0_data },
	{ .compatible = "nxp,s32cc-siul2_1-nvmem", .data = &s32cc_siul2_1_data },
	{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, s32cc_siul2_nvmem_match);

static int s32cc_siul2_nvmem_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	const struct of_device_id *of_id;
	const struct s32cc_nvmem_drvdata *drvdata = NULL;
	struct s32cc_siul2_nvmem_data *priv;
	struct nvmem_config *econfig = NULL;
	struct resource *res;

	of_id = of_match_device(s32cc_siul2_nvmem_match, dev);
	if (of_id)
		drvdata = of_id->data;
	if (!drvdata) {
		dev_err(dev, "Unable to find driver data\n");
		return -EINVAL;
	}

	priv = devm_kzalloc(dev, sizeof(struct s32cc_siul2_nvmem_data),
			    GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	priv->siul2 = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(priv->siul2)) {
		dev_err(dev, "Cannot map SIUL2 registers.\n");
		return PTR_ERR(priv->siul2);
	}

	priv->dev = dev;
	priv->drvdata = drvdata;
	if (is_siul2_0_data(priv->drvdata)) {
		econfig = &econfig_0;
		econfig->reg_read = s32cc_siul2_0_nvmem_read;
	} else if (is_siul2_1_data(priv->drvdata)) {
		econfig = &econfig_1;
		econfig->reg_read = s32cc_siul2_1_nvmem_read;
	} else {
		return -ENODEV;
	}

	econfig->dev = dev;
	econfig->priv = priv;

	priv->nvmem = devm_nvmem_register(dev, econfig);

	dev_info(&pdev->dev, "Initialized s32cc siul2 nvmem driver\n");

	return PTR_ERR_OR_ZERO(priv->nvmem);
}

static struct platform_driver s32cc_siul2_nvmem_driver = {
	.probe = s32cc_siul2_nvmem_probe,
	.driver = {
		.name = "s32-siul2-nvmem",
		.of_match_table = s32cc_siul2_nvmem_match,
	},
};

module_platform_driver(s32cc_siul2_nvmem_driver);

MODULE_AUTHOR("NXP");
MODULE_DESCRIPTION("S32CC SIUL2 NVMEM driver");
MODULE_LICENSE("GPL");
