============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 11:00:53 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1190)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.784834s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (98.9%)

RUN-1004 : used memory is 287 MB, reserved memory is 263 MB, peak memory is 292 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13650 instances
RUN-0007 : 7657 luts, 4473 seqs, 1042 mslices, 310 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14873 nets
RUN-1001 : 8900 nets have 2 pins
RUN-1001 : 4087 nets have [3 - 5] pins
RUN-1001 : 1314 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1667     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13646 instances, 7657 luts, 4473 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1391 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61819, tnet num: 14825, tinst num: 13646, tnode num: 74333, tedge num: 99149.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.419473s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (100.2%)

RUN-1004 : used memory is 429 MB, reserved memory is 410 MB, peak memory is 429 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14825 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.900472s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.63142e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13646.
PHY-3001 : Level 1 #clusters 1723.
PHY-3001 : End clustering;  0.086303s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (126.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01497e+06, overlap = 565.5
PHY-3002 : Step(2): len = 841679, overlap = 630.5
PHY-3002 : Step(3): len = 625694, overlap = 715.531
PHY-3002 : Step(4): len = 546410, overlap = 768.312
PHY-3002 : Step(5): len = 450866, overlap = 891.5
PHY-3002 : Step(6): len = 388905, overlap = 909.688
PHY-3002 : Step(7): len = 335499, overlap = 964.344
PHY-3002 : Step(8): len = 293182, overlap = 991.5
PHY-3002 : Step(9): len = 262947, overlap = 1027.03
PHY-3002 : Step(10): len = 238543, overlap = 1063.62
PHY-3002 : Step(11): len = 216530, overlap = 1089.31
PHY-3002 : Step(12): len = 201543, overlap = 1122.25
PHY-3002 : Step(13): len = 187049, overlap = 1159.44
PHY-3002 : Step(14): len = 167838, overlap = 1201.31
PHY-3002 : Step(15): len = 154168, overlap = 1222.59
PHY-3002 : Step(16): len = 146726, overlap = 1238.78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.54808e-06
PHY-3002 : Step(17): len = 147625, overlap = 1199.62
PHY-3002 : Step(18): len = 183846, overlap = 1137.94
PHY-3002 : Step(19): len = 199224, overlap = 1055.12
PHY-3002 : Step(20): len = 213670, overlap = 987.25
PHY-3002 : Step(21): len = 213687, overlap = 957.219
PHY-3002 : Step(22): len = 212129, overlap = 947.094
PHY-3002 : Step(23): len = 205370, overlap = 934.781
PHY-3002 : Step(24): len = 201062, overlap = 947.094
PHY-3002 : Step(25): len = 196644, overlap = 943.938
PHY-3002 : Step(26): len = 194221, overlap = 938.594
PHY-3002 : Step(27): len = 192378, overlap = 942.406
PHY-3002 : Step(28): len = 190623, overlap = 937.938
PHY-3002 : Step(29): len = 188725, overlap = 944.156
PHY-3002 : Step(30): len = 187011, overlap = 924.094
PHY-3002 : Step(31): len = 184601, overlap = 920.594
PHY-3002 : Step(32): len = 183440, overlap = 912.938
PHY-3002 : Step(33): len = 183157, overlap = 932.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.09616e-06
PHY-3002 : Step(34): len = 194966, overlap = 886.5
PHY-3002 : Step(35): len = 212687, overlap = 859.125
PHY-3002 : Step(36): len = 219800, overlap = 867.25
PHY-3002 : Step(37): len = 221625, overlap = 854.875
PHY-3002 : Step(38): len = 219066, overlap = 868.656
PHY-3002 : Step(39): len = 218627, overlap = 864.594
PHY-3002 : Step(40): len = 214986, overlap = 866.031
PHY-3002 : Step(41): len = 214219, overlap = 854.75
PHY-3002 : Step(42): len = 213306, overlap = 879.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.19232e-06
PHY-3002 : Step(43): len = 232766, overlap = 861.125
PHY-3002 : Step(44): len = 251139, overlap = 798.344
PHY-3002 : Step(45): len = 259652, overlap = 725.031
PHY-3002 : Step(46): len = 262155, overlap = 734.5
PHY-3002 : Step(47): len = 260126, overlap = 730.094
PHY-3002 : Step(48): len = 257382, overlap = 732.156
PHY-3002 : Step(49): len = 254459, overlap = 729.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.23846e-05
PHY-3002 : Step(50): len = 272822, overlap = 666.25
PHY-3002 : Step(51): len = 289819, overlap = 604.625
PHY-3002 : Step(52): len = 299117, overlap = 576.375
PHY-3002 : Step(53): len = 303876, overlap = 554.062
PHY-3002 : Step(54): len = 304645, overlap = 553.625
PHY-3002 : Step(55): len = 304668, overlap = 567.406
PHY-3002 : Step(56): len = 304192, overlap = 569.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.47693e-05
PHY-3002 : Step(57): len = 330591, overlap = 497.594
PHY-3002 : Step(58): len = 348759, overlap = 425.438
PHY-3002 : Step(59): len = 353684, overlap = 398.062
PHY-3002 : Step(60): len = 355440, overlap = 401.125
PHY-3002 : Step(61): len = 356243, overlap = 398.188
PHY-3002 : Step(62): len = 357957, overlap = 395.469
PHY-3002 : Step(63): len = 356665, overlap = 386
PHY-3002 : Step(64): len = 356328, overlap = 393.688
PHY-3002 : Step(65): len = 356789, overlap = 425.312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.95386e-05
PHY-3002 : Step(66): len = 376670, overlap = 353.625
PHY-3002 : Step(67): len = 391136, overlap = 326.469
PHY-3002 : Step(68): len = 395793, overlap = 305.875
PHY-3002 : Step(69): len = 398395, overlap = 311.312
PHY-3002 : Step(70): len = 401577, overlap = 322.438
PHY-3002 : Step(71): len = 403909, overlap = 304.969
PHY-3002 : Step(72): len = 402784, overlap = 308.438
PHY-3002 : Step(73): len = 401655, overlap = 321.094
PHY-3002 : Step(74): len = 401873, overlap = 322.156
PHY-3002 : Step(75): len = 401628, overlap = 317.688
PHY-3002 : Step(76): len = 399766, overlap = 317.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.90771e-05
PHY-3002 : Step(77): len = 416230, overlap = 302.094
PHY-3002 : Step(78): len = 426297, overlap = 287.75
PHY-3002 : Step(79): len = 427348, overlap = 308.125
PHY-3002 : Step(80): len = 428307, overlap = 297.375
PHY-3002 : Step(81): len = 431453, overlap = 295.438
PHY-3002 : Step(82): len = 434585, overlap = 301.844
PHY-3002 : Step(83): len = 435037, overlap = 286.594
PHY-3002 : Step(84): len = 436330, overlap = 283.656
PHY-3002 : Step(85): len = 438128, overlap = 289.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000198154
PHY-3002 : Step(86): len = 449479, overlap = 256.688
PHY-3002 : Step(87): len = 457574, overlap = 249.438
PHY-3002 : Step(88): len = 459689, overlap = 248.688
PHY-3002 : Step(89): len = 462559, overlap = 249.062
PHY-3002 : Step(90): len = 465562, overlap = 240.875
PHY-3002 : Step(91): len = 466960, overlap = 236.344
PHY-3002 : Step(92): len = 465286, overlap = 240.344
PHY-3002 : Step(93): len = 465470, overlap = 227.344
PHY-3002 : Step(94): len = 466895, overlap = 225.312
PHY-3002 : Step(95): len = 467395, overlap = 224.219
PHY-3002 : Step(96): len = 466153, overlap = 216.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000377958
PHY-3002 : Step(97): len = 473164, overlap = 213.656
PHY-3002 : Step(98): len = 478201, overlap = 208.688
PHY-3002 : Step(99): len = 479898, overlap = 200.875
PHY-3002 : Step(100): len = 482327, overlap = 192.688
PHY-3002 : Step(101): len = 485856, overlap = 191.25
PHY-3002 : Step(102): len = 488271, overlap = 176.25
PHY-3002 : Step(103): len = 487760, overlap = 176.875
PHY-3002 : Step(104): len = 487398, overlap = 170.531
PHY-3002 : Step(105): len = 487892, overlap = 165.344
PHY-3002 : Step(106): len = 488215, overlap = 157.344
PHY-3002 : Step(107): len = 487920, overlap = 158.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000707074
PHY-3002 : Step(108): len = 492026, overlap = 152.531
PHY-3002 : Step(109): len = 495069, overlap = 144.188
PHY-3002 : Step(110): len = 496535, overlap = 150.594
PHY-3002 : Step(111): len = 497919, overlap = 145.781
PHY-3002 : Step(112): len = 499685, overlap = 147.219
PHY-3002 : Step(113): len = 500634, overlap = 149.562
PHY-3002 : Step(114): len = 500353, overlap = 145.031
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00118812
PHY-3002 : Step(115): len = 502836, overlap = 142.656
PHY-3002 : Step(116): len = 505034, overlap = 135.25
PHY-3002 : Step(117): len = 505707, overlap = 138.969
PHY-3002 : Step(118): len = 506409, overlap = 140.75
PHY-3002 : Step(119): len = 507832, overlap = 134.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026049s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (179.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14873.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 640072, over cnt = 1671(4%), over = 9128, worst = 42
PHY-1001 : End global iterations;  0.668115s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (163.7%)

PHY-1001 : Congestion index: top1 = 96.98, top5 = 71.17, top10 = 59.56, top15 = 52.45.
PHY-3001 : End congestion estimation;  0.891042s wall, 1.187500s user + 0.125000s system = 1.312500s CPU (147.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14825 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.542459s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211903
PHY-3002 : Step(120): len = 539694, overlap = 111.812
PHY-3002 : Step(121): len = 540422, overlap = 105.281
PHY-3002 : Step(122): len = 541479, overlap = 89.4375
PHY-3002 : Step(123): len = 541970, overlap = 87.7812
PHY-3002 : Step(124): len = 543620, overlap = 81.6875
PHY-3002 : Step(125): len = 546789, overlap = 75.2812
PHY-3002 : Step(126): len = 547356, overlap = 73.8438
PHY-3002 : Step(127): len = 546113, overlap = 73.1875
PHY-3002 : Step(128): len = 544145, overlap = 73.2812
PHY-3002 : Step(129): len = 541587, overlap = 81.3125
PHY-3002 : Step(130): len = 538737, overlap = 75.2812
PHY-3002 : Step(131): len = 535771, overlap = 74.875
PHY-3002 : Step(132): len = 532275, overlap = 70.9688
PHY-3002 : Step(133): len = 530196, overlap = 73.5312
PHY-3002 : Step(134): len = 528411, overlap = 73.9375
PHY-3002 : Step(135): len = 526016, overlap = 78.8438
PHY-3002 : Step(136): len = 522801, overlap = 77.5938
PHY-3002 : Step(137): len = 520274, overlap = 65.0938
PHY-3002 : Step(138): len = 518037, overlap = 64
PHY-3002 : Step(139): len = 516730, overlap = 66.875
PHY-3002 : Step(140): len = 515537, overlap = 63.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000423806
PHY-3002 : Step(141): len = 517155, overlap = 59.5625
PHY-3002 : Step(142): len = 518649, overlap = 53.5938
PHY-3002 : Step(143): len = 518580, overlap = 57.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000847613
PHY-3002 : Step(144): len = 520183, overlap = 55.375
PHY-3002 : Step(145): len = 529261, overlap = 59.3125
PHY-3002 : Step(146): len = 533522, overlap = 59.0625
PHY-3002 : Step(147): len = 534555, overlap = 59.875
PHY-3002 : Step(148): len = 533634, overlap = 56.4375
PHY-3002 : Step(149): len = 533384, overlap = 58.75
PHY-3002 : Step(150): len = 533117, overlap = 56.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 117/14873.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 642568, over cnt = 2401(6%), over = 10023, worst = 55
PHY-1001 : End global iterations;  0.914264s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (174.3%)

PHY-1001 : Congestion index: top1 = 76.64, top5 = 60.86, top10 = 53.41, top15 = 48.67.
PHY-3001 : End congestion estimation;  1.104768s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (161.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14825 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.573972s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000279137
PHY-3002 : Step(151): len = 535425, overlap = 220.344
PHY-3002 : Step(152): len = 534686, overlap = 192.938
PHY-3002 : Step(153): len = 535836, overlap = 159
PHY-3002 : Step(154): len = 535877, overlap = 150.812
PHY-3002 : Step(155): len = 535757, overlap = 144.156
PHY-3002 : Step(156): len = 535926, overlap = 135.688
PHY-3002 : Step(157): len = 535236, overlap = 128.25
PHY-3002 : Step(158): len = 534508, overlap = 133.969
PHY-3002 : Step(159): len = 533791, overlap = 133.406
PHY-3002 : Step(160): len = 533580, overlap = 141.688
PHY-3002 : Step(161): len = 533057, overlap = 139.406
PHY-3002 : Step(162): len = 531630, overlap = 141.5
PHY-3002 : Step(163): len = 529422, overlap = 142.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000558273
PHY-3002 : Step(164): len = 532809, overlap = 136.812
PHY-3002 : Step(165): len = 536977, overlap = 130.469
PHY-3002 : Step(166): len = 537264, overlap = 123.906
PHY-3002 : Step(167): len = 538001, overlap = 117.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109597
PHY-3002 : Step(168): len = 542711, overlap = 106.906
PHY-3002 : Step(169): len = 547788, overlap = 94.5625
PHY-3002 : Step(170): len = 551494, overlap = 84.8125
PHY-3002 : Step(171): len = 554546, overlap = 81.1562
PHY-3002 : Step(172): len = 555851, overlap = 81.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61819, tnet num: 14825, tinst num: 13646, tnode num: 74333, tedge num: 99149.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.884552s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (96.2%)

RUN-1004 : used memory is 476 MB, reserved memory is 460 MB, peak memory is 563 MB
OPT-1001 : Total overflow 405.97 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1011/14873.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 669512, over cnt = 2663(7%), over = 9533, worst = 28
PHY-1001 : End global iterations;  0.963359s wall, 1.656250s user + 0.093750s system = 1.750000s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 69.25, top5 = 56.47, top10 = 50.42, top15 = 46.76.
PHY-1001 : End incremental global routing;  1.203997s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (166.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14825 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.593452s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.1%)

OPT-1001 : 13 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13508 has valid locations, 101 needs to be replaced
PHY-3001 : design contains 13734 instances, 7661 luts, 4557 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 563834
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12422/14961.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675848, over cnt = 2668(7%), over = 9562, worst = 28
PHY-1001 : End global iterations;  0.159208s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (186.5%)

PHY-1001 : Congestion index: top1 = 69.40, top5 = 56.54, top10 = 50.53, top15 = 46.84.
PHY-3001 : End congestion estimation;  0.367552s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (131.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62173, tnet num: 14913, tinst num: 13734, tnode num: 74939, tedge num: 99681.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.700771s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (99.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 512 MB, peak memory is 569 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14913 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.332025s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(173): len = 563502, overlap = 2.5
PHY-3002 : Step(174): len = 563318, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161131
PHY-3002 : Step(175): len = 563251, overlap = 2.5
PHY-3002 : Step(176): len = 563256, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00322261
PHY-3002 : Step(177): len = 563086, overlap = 2.5
PHY-3002 : Step(178): len = 563121, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12452/14961.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675264, over cnt = 2675(7%), over = 9603, worst = 28
PHY-1001 : End global iterations;  0.119988s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 69.12, top5 = 56.47, top10 = 50.56, top15 = 46.86.
PHY-3001 : End congestion estimation;  0.312911s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (119.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14913 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720567s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00188657
PHY-3002 : Step(179): len = 563186, overlap = 81.6562
PHY-3002 : Step(180): len = 563270, overlap = 81.5938
PHY-3001 : Final: Len = 563270, Over = 81.5938
PHY-3001 : End incremental placement;  4.362141s wall, 4.968750s user + 0.343750s system = 5.312500s CPU (121.8%)

OPT-1001 : Total overflow 406.81 peak overflow 3.38
OPT-1001 : End high-fanout net optimization;  6.542360s wall, 7.843750s user + 0.468750s system = 8.312500s CPU (127.1%)

OPT-1001 : Current memory(MB): used = 567, reserve = 555, peak = 580.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12484/14961.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675736, over cnt = 2674(7%), over = 9461, worst = 28
PHY-1002 : len = 724256, over cnt = 1744(4%), over = 4486, worst = 28
PHY-1002 : len = 750712, over cnt = 877(2%), over = 2113, worst = 16
PHY-1002 : len = 767688, over cnt = 308(0%), over = 679, worst = 16
PHY-1002 : len = 775616, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  1.510094s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (140.7%)

PHY-1001 : Congestion index: top1 = 56.98, top5 = 49.61, top10 = 46.17, top15 = 43.86.
OPT-1001 : End congestion update;  1.711326s wall, 2.250000s user + 0.062500s system = 2.312500s CPU (135.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14913 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.489665s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.9%)

OPT-0007 : Start: WNS 2262 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2312 TNS 0 NUM_FEPS 0 with 17 cells processed and 1100 slack improved
OPT-0007 : Iter 2: improved WNS 2312 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.222276s wall, 2.765625s user + 0.062500s system = 2.828125s CPU (127.3%)

OPT-1001 : Current memory(MB): used = 548, reserve = 537, peak = 580.
OPT-1001 : End physical optimization;  10.900704s wall, 12.734375s user + 0.562500s system = 13.296875s CPU (122.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7661 LUT to BLE ...
SYN-4008 : Packed 7661 LUT and 2421 SEQ to BLE.
SYN-4003 : Packing 2136 remaining SEQ's ...
SYN-4005 : Packed 1571 SEQ with LUT/SLICE
SYN-4006 : 3897 single LUT's are left
SYN-4006 : 565 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8226/9904 primitive instances ...
PHY-3001 : End packing;  0.932181s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5984 instances
RUN-1001 : 2908 mslices, 2908 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12810 nets
RUN-1001 : 6614 nets have 2 pins
RUN-1001 : 4122 nets have [3 - 5] pins
RUN-1001 : 1409 nets have [6 - 10] pins
RUN-1001 : 383 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5980 instances, 5816 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 577126, Over = 195.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6256/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 746768, over cnt = 1722(4%), over = 2688, worst = 10
PHY-1002 : len = 753040, over cnt = 1017(2%), over = 1360, worst = 6
PHY-1002 : len = 762832, over cnt = 441(1%), over = 570, worst = 5
PHY-1002 : len = 766640, over cnt = 226(0%), over = 292, worst = 4
PHY-1002 : len = 772320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.406605s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 58.64, top5 = 50.91, top10 = 46.50, top15 = 43.79.
PHY-3001 : End congestion estimation;  1.681617s wall, 2.406250s user + 0.062500s system = 2.468750s CPU (146.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56125, tnet num: 12762, tinst num: 5980, tnode num: 66254, tedge num: 94303.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.868277s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (100.4%)

RUN-1004 : used memory is 506 MB, reserved memory is 498 MB, peak memory is 580 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.428950s wall, 2.343750s user + 0.078125s system = 2.421875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.23101e-05
PHY-3002 : Step(181): len = 562550, overlap = 213.5
PHY-3002 : Step(182): len = 552588, overlap = 243
PHY-3002 : Step(183): len = 547298, overlap = 252.25
PHY-3002 : Step(184): len = 543893, overlap = 264
PHY-3002 : Step(185): len = 541336, overlap = 272
PHY-3002 : Step(186): len = 539896, overlap = 282
PHY-3002 : Step(187): len = 539010, overlap = 283.25
PHY-3002 : Step(188): len = 538686, overlap = 272.5
PHY-3002 : Step(189): len = 538662, overlap = 276.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012462
PHY-3002 : Step(190): len = 549297, overlap = 254
PHY-3002 : Step(191): len = 553725, overlap = 245
PHY-3002 : Step(192): len = 558390, overlap = 237.25
PHY-3002 : Step(193): len = 561395, overlap = 231.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000249241
PHY-3002 : Step(194): len = 569957, overlap = 216.5
PHY-3002 : Step(195): len = 578220, overlap = 197.75
PHY-3002 : Step(196): len = 584976, overlap = 200.25
PHY-3002 : Step(197): len = 586995, overlap = 194.75
PHY-3002 : Step(198): len = 585975, overlap = 197
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.938952s wall, 1.031250s user + 1.578125s system = 2.609375s CPU (277.9%)

PHY-3001 : Trial Legalized: Len = 645790
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 634/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784816, over cnt = 2261(6%), over = 3902, worst = 8
PHY-1002 : len = 798280, over cnt = 1509(4%), over = 2284, worst = 6
PHY-1002 : len = 819984, over cnt = 432(1%), over = 586, worst = 6
PHY-1002 : len = 826880, over cnt = 81(0%), over = 83, worst = 2
PHY-1002 : len = 829576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.935719s wall, 3.203125s user + 0.031250s system = 3.234375s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 57.35, top5 = 51.99, top10 = 48.45, top15 = 45.92.
PHY-3001 : End congestion estimation;  2.225055s wall, 3.484375s user + 0.031250s system = 3.515625s CPU (158.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.635420s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000176006
PHY-3002 : Step(199): len = 624313, overlap = 36
PHY-3002 : Step(200): len = 613543, overlap = 56.75
PHY-3002 : Step(201): len = 606037, overlap = 69.75
PHY-3002 : Step(202): len = 601324, overlap = 87.5
PHY-3002 : Step(203): len = 598725, overlap = 103.5
PHY-3002 : Step(204): len = 597488, overlap = 106
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000352012
PHY-3002 : Step(205): len = 607149, overlap = 97.75
PHY-3002 : Step(206): len = 611370, overlap = 94.75
PHY-3002 : Step(207): len = 612866, overlap = 97.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000663472
PHY-3002 : Step(208): len = 618644, overlap = 92.25
PHY-3002 : Step(209): len = 625025, overlap = 92.75
PHY-3002 : Step(210): len = 629877, overlap = 84.75
PHY-3002 : Step(211): len = 630881, overlap = 87
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)

PHY-3001 : Legalized: Len = 647649, Over = 0
PHY-3001 : Spreading special nets. 112 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.052923s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.6%)

PHY-3001 : 161 instances has been re-located, deltaX = 37, deltaY = 98, maxDist = 3.
PHY-3001 : Final: Len = 650063, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56125, tnet num: 12762, tinst num: 5981, tnode num: 66254, tedge num: 94303.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.406646s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (99.3%)

RUN-1004 : used memory is 513 MB, reserved memory is 509 MB, peak memory is 583 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2835/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 801816, over cnt = 2115(6%), over = 3439, worst = 7
PHY-1002 : len = 813040, over cnt = 1246(3%), over = 1825, worst = 7
PHY-1002 : len = 829264, over cnt = 417(1%), over = 572, worst = 5
PHY-1002 : len = 833768, over cnt = 140(0%), over = 173, worst = 4
PHY-1002 : len = 836432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.752707s wall, 2.968750s user + 0.062500s system = 3.031250s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 49.45, top10 = 46.45, top15 = 44.08.
PHY-1001 : End incremental global routing;  2.029164s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (163.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.627393s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.028025s wall, 4.203125s user + 0.093750s system = 4.296875s CPU (141.9%)

OPT-1001 : Current memory(MB): used = 565, reserve = 558, peak = 583.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11775/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 836432, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 836432, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 836448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 836448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.577252s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 49.45, top10 = 46.45, top15 = 44.08.
OPT-1001 : End congestion update;  0.849015s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (101.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.500586s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.9%)

OPT-0007 : Start: WNS 2389 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5855 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5981 instances, 5816 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Initial: Len = 650877, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046921s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.9%)

PHY-3001 : 7 instances has been re-located, deltaX = 4, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 650925, Over = 0
PHY-3001 : End incremental legalization;  0.344639s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (99.7%)

OPT-0007 : Iter 1: improved WNS 2817 TNS 0 NUM_FEPS 0 with 8 cells processed and 1248 slack improved
OPT-0007 : Iter 2: improved WNS 2817 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.779147s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 587, reserve = 581, peak = 589.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459514s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (102.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11719/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 837248, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 837224, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 837304, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 837336, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 837384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.695538s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (103.3%)

PHY-1001 : Congestion index: top1 = 53.84, top5 = 49.45, top10 = 46.42, top15 = 44.06.
PHY-1001 : End incremental global routing;  0.972700s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (101.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.682871s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11777/12810.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 837384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103841s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.3%)

PHY-1001 : Congestion index: top1 = 53.84, top5 = 49.45, top10 = 46.42, top15 = 44.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480476s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2817 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2817ps with logic level 1 
RUN-1001 :       #2 path slack 2831ps with logic level 1 
RUN-1001 :       #3 path slack 2889ps with logic level 1 
RUN-1001 :       #4 path slack 2889ps with logic level 1 
RUN-1001 :       #5 path slack 2895ps with logic level 1 
RUN-1001 :       #6 path slack 2917ps with logic level 1 
OPT-1001 : End physical optimization;  10.357310s wall, 11.578125s user + 0.109375s system = 11.687500s CPU (112.8%)

RUN-1003 : finish command "place" in  43.673582s wall, 69.718750s user + 8.750000s system = 78.468750s CPU (179.7%)

RUN-1004 : used memory is 513 MB, reserved memory is 500 MB, peak memory is 589 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.690028s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (170.1%)

RUN-1004 : used memory is 513 MB, reserved memory is 501 MB, peak memory is 589 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5985 instances
RUN-1001 : 2908 mslices, 2908 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12810 nets
RUN-1001 : 6614 nets have 2 pins
RUN-1001 : 4122 nets have [3 - 5] pins
RUN-1001 : 1409 nets have [6 - 10] pins
RUN-1001 : 383 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56125, tnet num: 12762, tinst num: 5981, tnode num: 66254, tedge num: 94303.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.098804s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (99.8%)

RUN-1004 : used memory is 526 MB, reserved memory is 518 MB, peak memory is 589 MB
PHY-1001 : 2908 mslices, 2908 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784712, over cnt = 2119(6%), over = 3621, worst = 8
PHY-1002 : len = 799088, over cnt = 1261(3%), over = 1932, worst = 8
PHY-1002 : len = 817208, over cnt = 410(1%), over = 560, worst = 6
PHY-1002 : len = 825248, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 825344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.105728s wall, 3.500000s user + 0.031250s system = 3.531250s CPU (167.7%)

PHY-1001 : Congestion index: top1 = 54.27, top5 = 49.40, top10 = 46.01, top15 = 43.66.
PHY-1001 : End global routing;  2.487242s wall, 3.890625s user + 0.031250s system = 3.921875s CPU (157.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 582, reserve = 575, peak = 589.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 852, reserve = 847, peak = 852.
PHY-1001 : End build detailed router design. 5.036946s wall, 4.921875s user + 0.125000s system = 5.046875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 169704, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.686396s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 888, reserve = 883, peak = 888.
PHY-1001 : End phase 1; 3.692008s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6702 net; 23.061309s wall, 23.000000s user + 0.031250s system = 23.031250s CPU (99.9%)

PHY-1022 : len = 1.65548e+06, over cnt = 1837(0%), over = 1852, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 896, reserve = 891, peak = 896.
PHY-1001 : End initial routed; 43.915538s wall, 61.125000s user + 0.281250s system = 61.406250s CPU (139.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11649(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.177   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.018   |  -0.114   |  13   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.968177s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 902, reserve = 899, peak = 902.
PHY-1001 : End phase 2; 46.883796s wall, 64.078125s user + 0.296875s system = 64.375000s CPU (137.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.65548e+06, over cnt = 1837(0%), over = 1852, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.143368s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.63446e+06, over cnt = 732(0%), over = 734, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.610510s wall, 3.875000s user + 0.015625s system = 3.890625s CPU (149.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.63095e+06, over cnt = 193(0%), over = 193, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.414883s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (111.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.63112e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.549265s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.63141e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.476573s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.63178e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.333478s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.63183e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.299812s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.63183e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.304821s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.63185e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.141825s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.63191e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.134191s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11649(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.296   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.018   |  -0.114   |  13   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.425807s wall, 3.421875s user + 0.000000s system = 3.421875s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 597 feed throughs used by 387 nets
PHY-1001 : End commit to database; 2.469319s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 974, reserve = 973, peak = 974.
PHY-1001 : End phase 3; 12.701266s wall, 14.109375s user + 0.062500s system = 14.171875s CPU (111.6%)

PHY-1003 : Routed, final wirelength = 1.63191e+06
PHY-1001 : Current memory(MB): used = 978, reserve = 977, peak = 978.
PHY-1001 : End export database. 0.046814s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (66.8%)

PHY-1001 : End detail routing;  68.767216s wall, 87.203125s user + 0.515625s system = 87.718750s CPU (127.6%)

RUN-1003 : finish command "route" in  74.207395s wall, 94.015625s user + 0.578125s system = 94.593750s CPU (127.5%)

RUN-1004 : used memory is 920 MB, reserved memory is 922 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10655   out of  19600   54.36%
#reg                     4559   out of  19600   23.26%
#le                     11220
  #lut only              6661   out of  11220   59.37%
  #reg only               565   out of  11220    5.04%
  #lut&reg               3994   out of  11220   35.60%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1475
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1182
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             197
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            80
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   55
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             38
#7        Gamma_Interface/en_state                                                                    GCLK               mslice             Gamma_Interface/en_state_reg_syn_9.q1     15
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_132.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11220  |9315    |1340    |4563    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |606    |491     |84      |329     |0       |0       |
|    SD_top_inst                   |SD_top                                             |588    |475     |84      |312     |0       |0       |
|      sd_init_inst                |sd_init                                            |137    |104     |18      |75      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |238    |198     |26      |133     |0       |0       |
|      sd_read_inst                |sd_read                                            |213    |173     |40      |104     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |6      |6       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |446    |268     |71      |329     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |150    |95      |3       |146     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |66     |23      |3       |62      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |6      |4       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |7      |6       |0       |7       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |6      |6       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |8      |5       |0       |8       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1171   |722     |269     |681     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |320    |230     |3       |316     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |105    |32      |3       |101     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |40     |37      |0       |21      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |6      |6       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |56     |51      |5       |38      |0       |0       |
|    smg_inst                      |smg                                                |41     |36      |5       |24      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |91     |73      |18      |53      |0       |0       |
|  UART1_RX                        |UART_RX                                            |27     |27      |0       |20      |0       |0       |
|  UART1_TX                        |UART_TX                                            |74     |74      |0       |19      |0       |0       |
|    FIFO                          |FIFO                                               |50     |50      |0       |10      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |4      |4       |0       |3       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |18     |15      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |297    |249     |48      |147     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |675    |425     |193     |306     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |141    |101     |3       |137     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |52     |20      |3       |48      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |626    |415     |190     |241     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |94     |87      |0       |94      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |23     |16      |0       |23      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |617    |395     |190     |281     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |99     |85      |0       |99      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |21     |15      |0       |21      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |636    |437     |101     |363     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |636    |437     |101     |363     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |275    |218     |40      |120     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |60     |60      |0       |23      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |177    |131     |40      |59      |0       |0       |
|        u_sdram_data              |sdram_data                                         |38     |27      |0       |38      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |361    |219     |61      |243     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |126    |73      |17      |100     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |8       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |20      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |25      |0       |31      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |131    |68      |18      |104     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |9      |5       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |18      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |32     |19      |0       |32      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |350    |288     |54      |171     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |350    |288     |54      |171     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |106    |88      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |98     |80      |18      |40      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |102    |84      |18      |41      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |13     |8       |0       |13      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |9      |8       |0       |8       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |12      |0       |14      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |8      |8       |0       |8       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5221   |5168    |46      |1425    |0       |3       |
|  video_driver_inst               |video_driver                                       |158    |90      |68      |37      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6554  
    #2          2       2548  
    #3          3       736   
    #4          4       805   
    #5        5-10      1500  
    #6        11-50     551   
    #7       51-100      13   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.936298s wall, 3.234375s user + 0.015625s system = 3.250000s CPU (167.8%)

RUN-1004 : used memory is 921 MB, reserved memory is 922 MB, peak memory is 978 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56125, tnet num: 12762, tinst num: 5981, tnode num: 66254, tedge num: 94303.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.957933s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (100.6%)

RUN-1004 : used memory is 922 MB, reserved memory is 923 MB, peak memory is 978 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5981
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12810, pip num: 133451
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 597
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3195 valid insts, and 389047 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.418272s wall, 123.328125s user + 0.328125s system = 123.656250s CPU (995.8%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1055 MB, peak memory is 1174 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_110053.log"
