-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "06/14/2019 13:59:57"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	ecg_sclk : IN std_logic;
	ecg_ss_n : IN std_logic;
	ecg_mosi : IN std_logic;
	ecg_rx_req : IN std_logic;
	ecg_st_load_en : IN std_logic;
	ecg_st_load_trdy : IN std_logic;
	ecg_st_load_rrdy : IN std_logic;
	ecg_st_load_roe : IN std_logic;
	ecg_tx_load_en : IN std_logic;
	ecg_tx_load_data : IN std_logic_vector(23 DOWNTO 0);
	ecg_trdy : BUFFER std_logic;
	ecg_rrdy : BUFFER std_logic;
	ecg_roe : BUFFER std_logic;
	ecg_busy : BUFFER std_logic;
	ecg_miso : BUFFER std_logic;
	fir_clk : IN std_logic;
	ecg_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	ecg_fir_ast_source_valid : BUFFER std_logic;
	ecg_fir_ast_source_error : BUFFER std_logic_vector(1 DOWNTO 0);
	rec_sclk : IN std_logic;
	rec_ss_n : IN std_logic;
	rec_mosi : IN std_logic;
	rec_rx_req : IN std_logic;
	rec_st_load_en : IN std_logic;
	rec_st_load_trdy : IN std_logic;
	rec_st_load_rrdy : IN std_logic;
	rec_st_load_roe : IN std_logic;
	rec_trdy : BUFFER std_logic;
	rec_rrdy : BUFFER std_logic;
	rec_roe : BUFFER std_logic;
	rec_rx_data : BUFFER std_logic_vector(23 DOWNTO 0);
	rec_busy : BUFFER std_logic;
	rec_miso : BUFFER std_logic;
	rec_ch1 : BUFFER std_logic;
	rec_ch2 : BUFFER std_logic;
	i2s_clk : IN std_logic;
	i2s_bclk : IN std_logic;
	i2s_lrclk : IN std_logic;
	i2s_adc_data : IN std_logic;
	i2s_l_led_out : BUFFER std_logic_vector(31 DOWNTO 0);
	i2s_r_led_out : BUFFER std_logic_vector(31 DOWNTO 0);
	i2s_l_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	i2s_l_fir_ast_source_valid : BUFFER std_logic;
	i2s_l_fir_ast_source_error : BUFFER std_logic_vector(1 DOWNTO 0);
	i2s_r_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	i2s_r_fir_ast_source_valid : BUFFER std_logic;
	i2s_r_fir_ast_source_error : BUFFER std_logic_vector(1 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- ecg_st_load_en	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_trdy	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_rrdy	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_roe	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_busy	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_miso	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_sink_error[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_valid	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_error[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_error[1]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_en	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_trdy	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rrdy	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_roe	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[5]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[8]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[10]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[11]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[13]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[15]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[16]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[17]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[18]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[19]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[20]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[21]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[22]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_busy	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_miso	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ch1	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ch2	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[6]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[7]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[8]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[9]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[10]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[17]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[18]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[19]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[20]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[21]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[22]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[23]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[24]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[25]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[26]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[27]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[29]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[30]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[31]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[8]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[9]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[11]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[12]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[13]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[14]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[15]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[16]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[18]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[19]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[20]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[21]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[22]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[23]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[24]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[25]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[26]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[27]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[28]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[30]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[31]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_sink_error[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_valid	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_error[0]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_error[1]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_sink_error[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_valid	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_error[0]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_error[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_ss_n	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ss_n	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fir_clk	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_req	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_mosi	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_sclk	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_mosi	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_sclk	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_en	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_trdy	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_rx_req	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_rrdy	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_roe	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_sink_error[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_trdy	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_rrdy	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_roe	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_lrclk	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_sink_error[0]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_sink_error[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[23]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[22]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[21]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[20]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[19]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[18]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[17]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_adc_data	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[16]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_bclk	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[14]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[13]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[12]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[11]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[10]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[9]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[8]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[7]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ecg_sclk : std_logic;
SIGNAL ww_ecg_ss_n : std_logic;
SIGNAL ww_ecg_mosi : std_logic;
SIGNAL ww_ecg_rx_req : std_logic;
SIGNAL ww_ecg_st_load_en : std_logic;
SIGNAL ww_ecg_st_load_trdy : std_logic;
SIGNAL ww_ecg_st_load_rrdy : std_logic;
SIGNAL ww_ecg_st_load_roe : std_logic;
SIGNAL ww_ecg_tx_load_en : std_logic;
SIGNAL ww_ecg_tx_load_data : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_ecg_trdy : std_logic;
SIGNAL ww_ecg_rrdy : std_logic;
SIGNAL ww_ecg_roe : std_logic;
SIGNAL ww_ecg_busy : std_logic;
SIGNAL ww_ecg_miso : std_logic;
SIGNAL ww_fir_clk : std_logic;
SIGNAL ww_ecg_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ecg_fir_ast_source_valid : std_logic;
SIGNAL ww_ecg_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_rec_sclk : std_logic;
SIGNAL ww_rec_ss_n : std_logic;
SIGNAL ww_rec_mosi : std_logic;
SIGNAL ww_rec_rx_req : std_logic;
SIGNAL ww_rec_st_load_en : std_logic;
SIGNAL ww_rec_st_load_trdy : std_logic;
SIGNAL ww_rec_st_load_rrdy : std_logic;
SIGNAL ww_rec_st_load_roe : std_logic;
SIGNAL ww_rec_trdy : std_logic;
SIGNAL ww_rec_rrdy : std_logic;
SIGNAL ww_rec_roe : std_logic;
SIGNAL ww_rec_rx_data : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_rec_busy : std_logic;
SIGNAL ww_rec_miso : std_logic;
SIGNAL ww_rec_ch1 : std_logic;
SIGNAL ww_rec_ch2 : std_logic;
SIGNAL ww_i2s_clk : std_logic;
SIGNAL ww_i2s_bclk : std_logic;
SIGNAL ww_i2s_lrclk : std_logic;
SIGNAL ww_i2s_adc_data : std_logic;
SIGNAL ww_i2s_l_led_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i2s_r_led_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i2s_l_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_l_fir_ast_source_valid : std_logic;
SIGNAL ww_i2s_l_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_r_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_r_fir_ast_source_valid : std_logic;
SIGNAL ww_i2s_r_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ecg_spi_ports|process_1~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ecg_spi_ports|process_1~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rec_spi_ports|process_1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fir_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i2s_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \ecg_st_load_en~input_o\ : std_logic;
SIGNAL \ecg_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \rec_st_load_en~input_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \ecg_miso~output_o\ : std_logic;
SIGNAL \rec_miso~output_o\ : std_logic;
SIGNAL \ecg_trdy~output_o\ : std_logic;
SIGNAL \ecg_rrdy~output_o\ : std_logic;
SIGNAL \ecg_roe~output_o\ : std_logic;
SIGNAL \ecg_busy~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \rec_trdy~output_o\ : std_logic;
SIGNAL \rec_rrdy~output_o\ : std_logic;
SIGNAL \rec_roe~output_o\ : std_logic;
SIGNAL \rec_rx_data[0]~output_o\ : std_logic;
SIGNAL \rec_rx_data[1]~output_o\ : std_logic;
SIGNAL \rec_rx_data[2]~output_o\ : std_logic;
SIGNAL \rec_rx_data[3]~output_o\ : std_logic;
SIGNAL \rec_rx_data[4]~output_o\ : std_logic;
SIGNAL \rec_rx_data[5]~output_o\ : std_logic;
SIGNAL \rec_rx_data[6]~output_o\ : std_logic;
SIGNAL \rec_rx_data[7]~output_o\ : std_logic;
SIGNAL \rec_rx_data[8]~output_o\ : std_logic;
SIGNAL \rec_rx_data[9]~output_o\ : std_logic;
SIGNAL \rec_rx_data[10]~output_o\ : std_logic;
SIGNAL \rec_rx_data[11]~output_o\ : std_logic;
SIGNAL \rec_rx_data[12]~output_o\ : std_logic;
SIGNAL \rec_rx_data[13]~output_o\ : std_logic;
SIGNAL \rec_rx_data[14]~output_o\ : std_logic;
SIGNAL \rec_rx_data[15]~output_o\ : std_logic;
SIGNAL \rec_rx_data[16]~output_o\ : std_logic;
SIGNAL \rec_rx_data[17]~output_o\ : std_logic;
SIGNAL \rec_rx_data[18]~output_o\ : std_logic;
SIGNAL \rec_rx_data[19]~output_o\ : std_logic;
SIGNAL \rec_rx_data[20]~output_o\ : std_logic;
SIGNAL \rec_rx_data[21]~output_o\ : std_logic;
SIGNAL \rec_rx_data[22]~output_o\ : std_logic;
SIGNAL \rec_rx_data[23]~output_o\ : std_logic;
SIGNAL \rec_busy~output_o\ : std_logic;
SIGNAL \rec_ch1~output_o\ : std_logic;
SIGNAL \rec_ch2~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[0]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[1]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[2]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[3]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[4]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[5]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[6]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[7]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[8]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[9]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[10]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[11]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[12]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[13]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[14]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[15]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[16]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[17]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[18]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[19]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[20]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[21]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[22]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[23]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[24]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[25]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[26]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[27]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[28]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[29]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[30]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[31]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[0]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[1]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[2]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[3]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[4]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[5]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[6]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[7]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[8]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[9]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[10]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[11]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[12]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[13]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[14]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[15]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[16]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[17]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[18]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[19]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[20]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[21]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[22]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[23]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[24]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[25]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[26]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[27]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[28]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[29]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[30]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[31]~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \ecg_sclk~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[1]~feeder_combout\ : std_logic;
SIGNAL \ecg_ss_n~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \ecg_mosi~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|rd_add~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rd_add~q\ : std_logic;
SIGNAL \ecg_tx_load_data[23]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[21]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_en~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~1_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[20]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[19]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~1clkctrl_outclk\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~17_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[18]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~21_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[15]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[14]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[13]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~41_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[12]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~45_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[11]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[9]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[8]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~61_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[6]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~69_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[3]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~81_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[2]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~85_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[0]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~93_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~95_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[4]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[5]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[6]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[11]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[12]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[13]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[14]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[15]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[17]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[18]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[20]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[21]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[22]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[23]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[24]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[26]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[28]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[30]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~8_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~94_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[1]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~89_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~91_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~90_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~87_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~86_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~83_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~82_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[4]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~77_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~79_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~78_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[5]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~73_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~75_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~74_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~71_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~70_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[7]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~65_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~67_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~66_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~63_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~62_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~57_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~59_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~58_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[10]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~53_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~55_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~54_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~49_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~51_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~50_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~47_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~46_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~43_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~42_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~37_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~39_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~38_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~33_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~35_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~34_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[16]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~29_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~31_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~30_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[17]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~25_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~27_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~26_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~23_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~22_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~19_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~18_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~13_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~15_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~14_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~9_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~11_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~10_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[22]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~5_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~2_combout\ : std_logic;
SIGNAL \ecg_st_load_trdy~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|wr_add~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|wr_add~q\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~2_combout\ : std_logic;
SIGNAL \ecg_st_load_rrdy~input_o\ : std_logic;
SIGNAL \ecg_rx_req~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~4_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~2_combout\ : std_logic;
SIGNAL \ecg_st_load_roe~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~5_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|roe~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~4_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~reg0_q\ : std_logic;
SIGNAL \ecg_spi_ports|miso~enfeeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~en_q\ : std_logic;
SIGNAL \rec_sclk~input_o\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[1]~feeder_combout\ : std_logic;
SIGNAL \rec_ss_n~input_o\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[3]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[4]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[6]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[8]~feeder_combout\ : std_logic;
SIGNAL \rec_st_load_rrdy~input_o\ : std_logic;
SIGNAL \rec_rx_req~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~1_combout\ : std_logic;
SIGNAL \rec_mosi~input_o\ : std_logic;
SIGNAL \rec_spi_ports|wr_add~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|wr_add~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|wr_add~q\ : std_logic;
SIGNAL \rec_spi_ports|process_1~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[11]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[14]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[15]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[16]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[18]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[19]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[21]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[23]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[24]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[25]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[26]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[27]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rd_add~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rd_add~q\ : std_logic;
SIGNAL \rec_st_load_trdy~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|trdy~2_combout\ : std_logic;
SIGNAL \rec_st_load_roe~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~5_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|roe~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add2~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add2~q\ : std_logic;
SIGNAL \fir_clk~input_o\ : std_logic;
SIGNAL \fir_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \i2s_lrclk~input_o\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \i2s_clk~input_o\ : std_logic;
SIGNAL \i2s_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \i2s_adc_data~input_o\ : std_logic;
SIGNAL \i2s_bclk~input_o\ : std_logic;
SIGNAL \i2s_ports|zbclk~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|zbclk~q\ : std_logic;
SIGNAL \i2s_ports|zzbclk~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|zzbclk~q\ : std_logic;
SIGNAL \i2s_ports|zzzbclk~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|zzzbclk~q\ : std_logic;
SIGNAL \i2s_ports|pos_edge~0_combout\ : std_logic;
SIGNAL \i2s_ports|pos_edge~q\ : std_logic;
SIGNAL \i2s_ports|r_get_data~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~_Duplicate_1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[0]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_get_data~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add1~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add1~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[0]~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~9_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~9clkctrl_outclk\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[1]~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[2]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[3]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[4]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[5]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[6]~13_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[7]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[8]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[9]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[10]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[11]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[12]~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[13]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[14]~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[15]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[16]~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[17]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[18]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[19]~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[20]~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[21]~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[22]~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[23]~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ : std_logic;
SIGNAL \mux_ports|Mux0~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux0~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux1~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux1~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~5_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux2~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux2~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux3~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux3~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~13_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux4~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux4~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux5~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux5~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~21_combout\ : std_logic;
SIGNAL \mux_ports|Mux6~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux6~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~25_combout\ : std_logic;
SIGNAL \mux_ports|Mux7~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux7~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~29_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux8~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux8~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~33_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux14~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux14~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~57_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux15~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux15~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~61_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux16~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux16~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~65_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux17~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux17~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~69_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux18~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux18~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~73_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux19~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux19~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~77_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux23~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux23~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~93_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~95_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~8_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~94_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux22~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux22~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~89_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~91_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~90_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux21~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux21~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~85_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~87_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~86_combout\ : std_logic;
SIGNAL \mux_ports|Mux20~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux20~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~81_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~83_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~82_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~79_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~78_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~75_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~74_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~71_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~70_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~67_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~66_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~63_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~62_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~59_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~58_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux13~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux13~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~53_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~55_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~54_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux12~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux12~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~49_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~51_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~50_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux11~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux11~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~45_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~47_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~46_combout\ : std_logic;
SIGNAL \mux_ports|Mux10~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux10~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~41_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~43_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~42_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux9~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux9~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~37_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~39_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~38_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~35_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~34_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~31_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~30_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~27_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~26_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~23_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~22_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~19_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~18_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~15_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~14_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~11_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~10_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~reg0_q\ : std_logic;
SIGNAL \rec_spi_ports|miso~enfeeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~en_q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \ecg_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[0]~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~0clkctrl_outclk\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[1]~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[2]~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[3]~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[4]~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[5]~5_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[6]~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[7]~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[8]~8_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[9]~9_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[10]~10_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[11]~11_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[12]~12_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[13]~13_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[14]~14_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[15]~15_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[16]~16_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[17]~17_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[18]~18_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[19]~19_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[20]~20_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[21]~21_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[22]~22_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[23]~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \i2s_l_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \i2s_r_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \rec_spi_ports|rx_buf\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \rec_spi_ports|bit_cnt\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(36 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(36 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \ecg_spi_ports|rx_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ecg_spi_ports|rx_buf\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ecg_spi_ports|bit_cnt\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \i2s_ports|r_sr_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i2s_ports|l_sr_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(36 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ecg_sclk~input_o\ : std_logic;
SIGNAL \ALT_INV_rec_sclk~input_o\ : std_logic;
SIGNAL \ALT_INV_rec_ss_n~input_o\ : std_logic;
SIGNAL \ALT_INV_ecg_ss_n~input_o\ : std_logic;
SIGNAL \rec_spi_ports|ALT_INV_roe~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ALT_INV_rrdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ALT_INV_trdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_roe~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_rrdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_trdy~0_combout\ : std_logic;

BEGIN

ww_ecg_sclk <= ecg_sclk;
ww_ecg_ss_n <= ecg_ss_n;
ww_ecg_mosi <= ecg_mosi;
ww_ecg_rx_req <= ecg_rx_req;
ww_ecg_st_load_en <= ecg_st_load_en;
ww_ecg_st_load_trdy <= ecg_st_load_trdy;
ww_ecg_st_load_rrdy <= ecg_st_load_rrdy;
ww_ecg_st_load_roe <= ecg_st_load_roe;
ww_ecg_tx_load_en <= ecg_tx_load_en;
ww_ecg_tx_load_data <= ecg_tx_load_data;
ecg_trdy <= ww_ecg_trdy;
ecg_rrdy <= ww_ecg_rrdy;
ecg_roe <= ww_ecg_roe;
ecg_busy <= ww_ecg_busy;
ecg_miso <= ww_ecg_miso;
ww_fir_clk <= fir_clk;
ww_ecg_fir_ast_sink_error <= ecg_fir_ast_sink_error;
ecg_fir_ast_source_valid <= ww_ecg_fir_ast_source_valid;
ecg_fir_ast_source_error <= ww_ecg_fir_ast_source_error;
ww_rec_sclk <= rec_sclk;
ww_rec_ss_n <= rec_ss_n;
ww_rec_mosi <= rec_mosi;
ww_rec_rx_req <= rec_rx_req;
ww_rec_st_load_en <= rec_st_load_en;
ww_rec_st_load_trdy <= rec_st_load_trdy;
ww_rec_st_load_rrdy <= rec_st_load_rrdy;
ww_rec_st_load_roe <= rec_st_load_roe;
rec_trdy <= ww_rec_trdy;
rec_rrdy <= ww_rec_rrdy;
rec_roe <= ww_rec_roe;
rec_rx_data <= ww_rec_rx_data;
rec_busy <= ww_rec_busy;
rec_miso <= ww_rec_miso;
rec_ch1 <= ww_rec_ch1;
rec_ch2 <= ww_rec_ch2;
ww_i2s_clk <= i2s_clk;
ww_i2s_bclk <= i2s_bclk;
ww_i2s_lrclk <= i2s_lrclk;
ww_i2s_adc_data <= i2s_adc_data;
i2s_l_led_out <= ww_i2s_l_led_out;
i2s_r_led_out <= ww_i2s_r_led_out;
ww_i2s_l_fir_ast_sink_error <= i2s_l_fir_ast_sink_error;
i2s_l_fir_ast_source_valid <= ww_i2s_l_fir_ast_source_valid;
i2s_l_fir_ast_source_error <= ww_i2s_l_fir_ast_source_error;
ww_i2s_r_fir_ast_sink_error <= i2s_r_fir_ast_sink_error;
i2s_r_fir_ast_source_valid <= ww_i2s_r_fir_ast_source_valid;
i2s_r_fir_ast_source_error <= ww_i2s_r_fir_ast_source_error;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\ecg_spi_ports|process_1~9clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ecg_spi_ports|process_1~9_combout\);

\ecg_spi_ports|process_1~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ecg_spi_ports|process_1~1_combout\);

\rec_spi_ports|process_1~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rec_spi_ports|process_1~0_combout\);

\fir_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \fir_clk~input_o\);

\i2s_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i2s_clk~input_o\);
\ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\ <= NOT \ecg_spi_ports|process_1~1clkctrl_outclk\;
\ALT_INV_ecg_sclk~input_o\ <= NOT \ecg_sclk~input_o\;
\ALT_INV_rec_sclk~input_o\ <= NOT \rec_sclk~input_o\;
\ALT_INV_rec_ss_n~input_o\ <= NOT \rec_ss_n~input_o\;
\ALT_INV_ecg_ss_n~input_o\ <= NOT \ecg_ss_n~input_o\;
\rec_spi_ports|ALT_INV_roe~0_combout\ <= NOT \rec_spi_ports|roe~0_combout\;
\rec_spi_ports|ALT_INV_rrdy~0_combout\ <= NOT \rec_spi_ports|rrdy~0_combout\;
\rec_spi_ports|ALT_INV_trdy~0_combout\ <= NOT \rec_spi_ports|trdy~0_combout\;
\ecg_spi_ports|ALT_INV_roe~0_combout\ <= NOT \ecg_spi_ports|roe~0_combout\;
\ecg_spi_ports|ALT_INV_rrdy~0_combout\ <= NOT \ecg_spi_ports|rrdy~0_combout\;
\ecg_spi_ports|ALT_INV_trdy~0_combout\ <= NOT \ecg_spi_ports|trdy~0_combout\;

-- Location: IOOBUF_X32_Y0_N16
\ecg_miso~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|miso~reg0_q\,
	oe => \ecg_spi_ports|miso~en_q\,
	devoe => ww_devoe,
	o => \ecg_miso~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\rec_miso~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|miso~reg0_q\,
	oe => \rec_spi_ports|miso~en_q\,
	devoe => ww_devoe,
	o => \rec_miso~output_o\);

-- Location: IOOBUF_X41_Y20_N9
\ecg_trdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|trdy~2_combout\,
	devoe => ww_devoe,
	o => \ecg_trdy~output_o\);

-- Location: IOOBUF_X41_Y10_N9
\ecg_rrdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|rrdy~2_combout\,
	devoe => ww_devoe,
	o => \ecg_rrdy~output_o\);

-- Location: IOOBUF_X41_Y8_N23
\ecg_roe~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|roe~2_combout\,
	devoe => ww_devoe,
	o => \ecg_roe~output_o\);

-- Location: IOOBUF_X41_Y5_N23
\ecg_busy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_ecg_ss_n~input_o\,
	devoe => ww_devoe,
	o => \ecg_busy~output_o\);

-- Location: IOOBUF_X35_Y0_N2
\ecg_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\ecg_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\ecg_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_error[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\rec_trdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|trdy~2_combout\,
	devoe => ww_devoe,
	o => \rec_trdy~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\rec_rrdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rrdy~2_combout\,
	devoe => ww_devoe,
	o => \rec_rrdy~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\rec_roe~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|roe~2_combout\,
	devoe => ww_devoe,
	o => \rec_roe~output_o\);

-- Location: IOOBUF_X23_Y0_N30
\rec_rx_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(0),
	devoe => ww_devoe,
	o => \rec_rx_data[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\rec_rx_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(1),
	devoe => ww_devoe,
	o => \rec_rx_data[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\rec_rx_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(2),
	devoe => ww_devoe,
	o => \rec_rx_data[2]~output_o\);

-- Location: IOOBUF_X41_Y4_N2
\rec_rx_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(3),
	devoe => ww_devoe,
	o => \rec_rx_data[3]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\rec_rx_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(4),
	devoe => ww_devoe,
	o => \rec_rx_data[4]~output_o\);

-- Location: IOOBUF_X39_Y0_N23
\rec_rx_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(5),
	devoe => ww_devoe,
	o => \rec_rx_data[5]~output_o\);

-- Location: IOOBUF_X32_Y0_N30
\rec_rx_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(6),
	devoe => ww_devoe,
	o => \rec_rx_data[6]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\rec_rx_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(7),
	devoe => ww_devoe,
	o => \rec_rx_data[7]~output_o\);

-- Location: IOOBUF_X30_Y0_N30
\rec_rx_data[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(8),
	devoe => ww_devoe,
	o => \rec_rx_data[8]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\rec_rx_data[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(9),
	devoe => ww_devoe,
	o => \rec_rx_data[9]~output_o\);

-- Location: IOOBUF_X39_Y0_N9
\rec_rx_data[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(10),
	devoe => ww_devoe,
	o => \rec_rx_data[10]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\rec_rx_data[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(11),
	devoe => ww_devoe,
	o => \rec_rx_data[11]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\rec_rx_data[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(12),
	devoe => ww_devoe,
	o => \rec_rx_data[12]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\rec_rx_data[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(13),
	devoe => ww_devoe,
	o => \rec_rx_data[13]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\rec_rx_data[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(14),
	devoe => ww_devoe,
	o => \rec_rx_data[14]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\rec_rx_data[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(15),
	devoe => ww_devoe,
	o => \rec_rx_data[15]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\rec_rx_data[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(16),
	devoe => ww_devoe,
	o => \rec_rx_data[16]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\rec_rx_data[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(17),
	devoe => ww_devoe,
	o => \rec_rx_data[17]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\rec_rx_data[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(18),
	devoe => ww_devoe,
	o => \rec_rx_data[18]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\rec_rx_data[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(19),
	devoe => ww_devoe,
	o => \rec_rx_data[19]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\rec_rx_data[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(20),
	devoe => ww_devoe,
	o => \rec_rx_data[20]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\rec_rx_data[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(21),
	devoe => ww_devoe,
	o => \rec_rx_data[21]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\rec_rx_data[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(22),
	devoe => ww_devoe,
	o => \rec_rx_data[22]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\rec_rx_data[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(23),
	devoe => ww_devoe,
	o => \rec_rx_data[23]~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\rec_busy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_rec_ss_n~input_o\,
	devoe => ww_devoe,
	o => \rec_busy~output_o\);

-- Location: IOOBUF_X37_Y0_N23
\rec_ch1~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|ch_add1~q\,
	devoe => ww_devoe,
	o => \rec_ch1~output_o\);

-- Location: IOOBUF_X37_Y0_N16
\rec_ch2~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|ch_add2~q\,
	devoe => ww_devoe,
	o => \rec_ch2~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\i2s_l_led_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N23
\i2s_l_led_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[1]~output_o\);

-- Location: IOOBUF_X41_Y23_N16
\i2s_l_led_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\i2s_l_led_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[3]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\i2s_l_led_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[4]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\i2s_l_led_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\i2s_l_led_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[6]~output_o\);

-- Location: IOOBUF_X3_Y0_N9
\i2s_l_led_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[7]~output_o\);

-- Location: IOOBUF_X19_Y29_N30
\i2s_l_led_out[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[8]~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\i2s_l_led_out[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[9]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\i2s_l_led_out[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[10]~output_o\);

-- Location: IOOBUF_X35_Y29_N2
\i2s_l_led_out[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[11]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\i2s_l_led_out[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[12]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\i2s_l_led_out[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[13]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\i2s_l_led_out[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[14]~output_o\);

-- Location: IOOBUF_X5_Y29_N9
\i2s_l_led_out[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[15]~output_o\);

-- Location: IOOBUF_X16_Y29_N16
\i2s_l_led_out[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[16]~output_o\);

-- Location: IOOBUF_X41_Y26_N9
\i2s_l_led_out[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[17]~output_o\);

-- Location: IOOBUF_X30_Y29_N2
\i2s_l_led_out[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[18]~output_o\);

-- Location: IOOBUF_X41_Y26_N23
\i2s_l_led_out[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[19]~output_o\);

-- Location: IOOBUF_X41_Y7_N9
\i2s_l_led_out[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[20]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\i2s_l_led_out[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[21]~output_o\);

-- Location: IOOBUF_X41_Y26_N2
\i2s_l_led_out[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[22]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\i2s_l_led_out[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[23]~output_o\);

-- Location: IOOBUF_X1_Y29_N16
\i2s_l_led_out[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[24]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\i2s_l_led_out[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[25]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\i2s_l_led_out[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[26]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\i2s_l_led_out[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[27]~output_o\);

-- Location: IOOBUF_X41_Y6_N16
\i2s_l_led_out[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[28]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\i2s_l_led_out[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[29]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\i2s_l_led_out[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[30]~output_o\);

-- Location: IOOBUF_X28_Y29_N9
\i2s_l_led_out[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[31]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\i2s_r_led_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[0]~output_o\);

-- Location: IOOBUF_X41_Y24_N9
\i2s_r_led_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[1]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\i2s_r_led_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[2]~output_o\);

-- Location: IOOBUF_X11_Y29_N30
\i2s_r_led_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[3]~output_o\);

-- Location: IOOBUF_X14_Y29_N9
\i2s_r_led_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[4]~output_o\);

-- Location: IOOBUF_X5_Y29_N2
\i2s_r_led_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[5]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\i2s_r_led_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[6]~output_o\);

-- Location: IOOBUF_X11_Y29_N23
\i2s_r_led_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[7]~output_o\);

-- Location: IOOBUF_X41_Y8_N9
\i2s_r_led_out[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[8]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\i2s_r_led_out[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[9]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\i2s_r_led_out[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[10]~output_o\);

-- Location: IOOBUF_X1_Y29_N23
\i2s_r_led_out[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[11]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\i2s_r_led_out[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[12]~output_o\);

-- Location: IOOBUF_X41_Y26_N16
\i2s_r_led_out[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[13]~output_o\);

-- Location: IOOBUF_X26_Y29_N30
\i2s_r_led_out[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[14]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\i2s_r_led_out[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[15]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\i2s_r_led_out[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[16]~output_o\);

-- Location: IOOBUF_X16_Y29_N9
\i2s_r_led_out[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[17]~output_o\);

-- Location: IOOBUF_X3_Y0_N30
\i2s_r_led_out[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[18]~output_o\);

-- Location: IOOBUF_X41_Y4_N9
\i2s_r_led_out[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[19]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\i2s_r_led_out[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[20]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\i2s_r_led_out[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[21]~output_o\);

-- Location: IOOBUF_X23_Y29_N16
\i2s_r_led_out[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[22]~output_o\);

-- Location: IOOBUF_X41_Y22_N2
\i2s_r_led_out[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[23]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\i2s_r_led_out[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[24]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\i2s_r_led_out[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[25]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\i2s_r_led_out[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[26]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\i2s_r_led_out[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[27]~output_o\);

-- Location: IOOBUF_X41_Y27_N9
\i2s_r_led_out[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[28]~output_o\);

-- Location: IOOBUF_X35_Y29_N30
\i2s_r_led_out[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[29]~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\i2s_r_led_out[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[30]~output_o\);

-- Location: IOOBUF_X9_Y29_N2
\i2s_r_led_out[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[31]~output_o\);

-- Location: IOOBUF_X35_Y0_N9
\i2s_l_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\i2s_l_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\i2s_l_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_error[1]~output_o\);

-- Location: IOOBUF_X39_Y0_N30
\i2s_r_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\i2s_r_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\i2s_r_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_error[1]~output_o\);

-- Location: IOIBUF_X26_Y0_N1
\ecg_sclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_sclk,
	o => \ecg_sclk~input_o\);

-- Location: LCCOMB_X39_Y14_N12
\ecg_spi_ports|bit_cnt[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ecg_spi_ports|bit_cnt[1]~feeder_combout\);

-- Location: IOIBUF_X28_Y0_N29
\ecg_ss_n~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_ss_n,
	o => \ecg_ss_n~input_o\);

-- Location: FF_X39_Y14_N13
\ecg_spi_ports|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[1]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(1));

-- Location: LCCOMB_X39_Y14_N0
\ecg_spi_ports|bit_cnt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[2]~0_combout\ = !\ecg_spi_ports|bit_cnt\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(1),
	combout => \ecg_spi_ports|bit_cnt[2]~0_combout\);

-- Location: FF_X39_Y14_N1
\ecg_spi_ports|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[2]~0_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(2));

-- Location: IOIBUF_X39_Y0_N15
\ecg_mosi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_mosi,
	o => \ecg_mosi~input_o\);

-- Location: LCCOMB_X39_Y14_N8
\ecg_spi_ports|rd_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rd_add~0_combout\ = (\ecg_spi_ports|bit_cnt\(2) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(2) & (\ecg_spi_ports|rd_add~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|bit_cnt\(2),
	datac => \ecg_spi_ports|rd_add~q\,
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rd_add~0_combout\);

-- Location: FF_X39_Y14_N9
\ecg_spi_ports|rd_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rd_add~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rd_add~q\);

-- Location: IOIBUF_X41_Y19_N1
\ecg_tx_load_data[23]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(23),
	o => \ecg_tx_load_data[23]~input_o\);

-- Location: IOIBUF_X41_Y18_N15
\ecg_tx_load_data[21]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(21),
	o => \ecg_tx_load_data[21]~input_o\);

-- Location: IOIBUF_X41_Y18_N22
\ecg_tx_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_en,
	o => \ecg_tx_load_en~input_o\);

-- Location: LCCOMB_X40_Y15_N8
\ecg_spi_ports|process_1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~1_combout\ = (\ecg_tx_load_en~input_o\ & \ecg_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_en~input_o\,
	datac => \ecg_ss_n~input_o\,
	combout => \ecg_spi_ports|process_1~1_combout\);

-- Location: IOIBUF_X41_Y17_N1
\ecg_tx_load_data[20]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(20),
	o => \ecg_tx_load_data[20]~input_o\);

-- Location: IOIBUF_X41_Y14_N8
\ecg_tx_load_data[19]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(19),
	o => \ecg_tx_load_data[19]~input_o\);

-- Location: CLKCTRL_G8
\ecg_spi_ports|process_1~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ecg_spi_ports|process_1~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ecg_spi_ports|process_1~1clkctrl_outclk\);

-- Location: LCCOMB_X40_Y14_N24
\ecg_spi_ports|tx_buf[19]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~17_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[19]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[19]~17_combout\,
	datac => \ecg_tx_load_data[19]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[19]~17_combout\);

-- Location: IOIBUF_X41_Y14_N22
\ecg_tx_load_data[18]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(18),
	o => \ecg_tx_load_data[18]~input_o\);

-- Location: LCCOMB_X40_Y14_N22
\ecg_spi_ports|tx_buf[18]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~21_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[18]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[18]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[18]~input_o\,
	datac => \ecg_spi_ports|tx_buf[18]~21_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[18]~21_combout\);

-- Location: IOIBUF_X41_Y10_N15
\ecg_tx_load_data[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(15),
	o => \ecg_tx_load_data[15]~input_o\);

-- Location: IOIBUF_X41_Y13_N15
\ecg_tx_load_data[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(14),
	o => \ecg_tx_load_data[14]~input_o\);

-- Location: IOIBUF_X41_Y13_N1
\ecg_tx_load_data[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(13),
	o => \ecg_tx_load_data[13]~input_o\);

-- Location: LCCOMB_X40_Y13_N2
\ecg_spi_ports|tx_buf[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~41_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[13]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[13]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[13]~input_o\,
	datac => \ecg_spi_ports|tx_buf[13]~41_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[13]~41_combout\);

-- Location: IOIBUF_X41_Y13_N8
\ecg_tx_load_data[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(12),
	o => \ecg_tx_load_data[12]~input_o\);

-- Location: LCCOMB_X40_Y13_N20
\ecg_spi_ports|tx_buf[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~45_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[12]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[12]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[12]~45_combout\,
	datac => \ecg_tx_load_data[12]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[12]~45_combout\);

-- Location: IOIBUF_X41_Y13_N22
\ecg_tx_load_data[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(11),
	o => \ecg_tx_load_data[11]~input_o\);

-- Location: IOIBUF_X41_Y8_N15
\ecg_tx_load_data[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(9),
	o => \ecg_tx_load_data[9]~input_o\);

-- Location: IOIBUF_X41_Y9_N15
\ecg_tx_load_data[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(8),
	o => \ecg_tx_load_data[8]~input_o\);

-- Location: LCCOMB_X40_Y12_N12
\ecg_spi_ports|tx_buf[8]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~61_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[8]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[8]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[8]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[8]~61_combout\,
	combout => \ecg_spi_ports|tx_buf[8]~61_combout\);

-- Location: IOIBUF_X41_Y12_N15
\ecg_tx_load_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(6),
	o => \ecg_tx_load_data[6]~input_o\);

-- Location: LCCOMB_X40_Y12_N0
\ecg_spi_ports|tx_buf[6]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~69_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[6]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[6]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[6]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[6]~69_combout\,
	combout => \ecg_spi_ports|tx_buf[6]~69_combout\);

-- Location: IOIBUF_X41_Y12_N22
\ecg_tx_load_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(3),
	o => \ecg_tx_load_data[3]~input_o\);

-- Location: LCCOMB_X38_Y12_N20
\ecg_spi_ports|tx_buf[3]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~81_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[3]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[3]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[3]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[3]~81_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~81_combout\);

-- Location: IOIBUF_X41_Y8_N1
\ecg_tx_load_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(2),
	o => \ecg_tx_load_data[2]~input_o\);

-- Location: LCCOMB_X38_Y12_N22
\ecg_spi_ports|tx_buf[2]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~85_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[2]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[2]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[2]~input_o\,
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[2]~85_combout\);

-- Location: IOIBUF_X21_Y0_N15
\ecg_tx_load_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(0),
	o => \ecg_tx_load_data[0]~input_o\);

-- Location: LCCOMB_X38_Y12_N14
\ecg_spi_ports|tx_buf[0]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~93_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[0]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[0]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[0]~input_o\,
	datac => \ecg_spi_ports|tx_buf[0]~93_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[0]~93_combout\);

-- Location: LCCOMB_X39_Y15_N14
\ecg_spi_ports|tx_buf[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~95_combout\ = \ecg_spi_ports|tx_buf[23]~2_combout\ $ (\ecg_spi_ports|tx_buf[0]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[23]~2_combout\,
	datad => \ecg_spi_ports|tx_buf[0]~93_combout\,
	combout => \ecg_spi_ports|tx_buf[0]~95_combout\);

-- Location: FF_X39_Y14_N31
\ecg_spi_ports|bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(2),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(3));

-- Location: LCCOMB_X39_Y14_N28
\ecg_spi_ports|bit_cnt[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[4]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(3),
	combout => \ecg_spi_ports|bit_cnt[4]~feeder_combout\);

-- Location: FF_X39_Y14_N29
\ecg_spi_ports|bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[4]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(4));

-- Location: LCCOMB_X39_Y14_N30
\ecg_spi_ports|process_1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~7_combout\ = (\ecg_spi_ports|bit_cnt\(1) & (!\ecg_spi_ports|bit_cnt\(2) & (!\ecg_spi_ports|bit_cnt\(3) & !\ecg_spi_ports|bit_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(1),
	datab => \ecg_spi_ports|bit_cnt\(2),
	datac => \ecg_spi_ports|bit_cnt\(3),
	datad => \ecg_spi_ports|bit_cnt\(4),
	combout => \ecg_spi_ports|process_1~7_combout\);

-- Location: LCCOMB_X39_Y14_N10
\ecg_spi_ports|bit_cnt[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[5]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(4),
	combout => \ecg_spi_ports|bit_cnt[5]~feeder_combout\);

-- Location: FF_X39_Y14_N11
\ecg_spi_ports|bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[5]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(5));

-- Location: LCCOMB_X39_Y14_N14
\ecg_spi_ports|bit_cnt[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[6]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(5),
	combout => \ecg_spi_ports|bit_cnt[6]~feeder_combout\);

-- Location: FF_X39_Y14_N15
\ecg_spi_ports|bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[6]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(6));

-- Location: FF_X39_Y14_N23
\ecg_spi_ports|bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(6),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(7));

-- Location: FF_X39_Y14_N27
\ecg_spi_ports|bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(7),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(8));

-- Location: FF_X39_Y14_N21
\ecg_spi_ports|bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(8),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(9));

-- Location: FF_X39_Y14_N5
\ecg_spi_ports|bit_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(9),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(10));

-- Location: LCCOMB_X30_Y4_N0
\ecg_spi_ports|bit_cnt[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[11]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|bit_cnt[11]~feeder_combout\);

-- Location: FF_X30_Y4_N1
\ecg_spi_ports|bit_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[11]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(11));

-- Location: LCCOMB_X29_Y11_N24
\ecg_spi_ports|bit_cnt[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[12]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(11),
	combout => \ecg_spi_ports|bit_cnt[12]~feeder_combout\);

-- Location: FF_X29_Y11_N25
\ecg_spi_ports|bit_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[12]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(12));

-- Location: LCCOMB_X29_Y11_N2
\ecg_spi_ports|bit_cnt[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[13]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(12),
	combout => \ecg_spi_ports|bit_cnt[13]~feeder_combout\);

-- Location: FF_X29_Y11_N3
\ecg_spi_ports|bit_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[13]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(13));

-- Location: LCCOMB_X29_Y11_N4
\ecg_spi_ports|bit_cnt[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[14]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(13),
	combout => \ecg_spi_ports|bit_cnt[14]~feeder_combout\);

-- Location: FF_X29_Y11_N5
\ecg_spi_ports|bit_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[14]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(14));

-- Location: LCCOMB_X26_Y2_N4
\ecg_spi_ports|bit_cnt[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[15]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(14),
	combout => \ecg_spi_ports|bit_cnt[15]~feeder_combout\);

-- Location: FF_X26_Y2_N5
\ecg_spi_ports|bit_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[15]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(15));

-- Location: FF_X26_Y2_N31
\ecg_spi_ports|bit_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(15),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(16));

-- Location: LCCOMB_X26_Y2_N0
\ecg_spi_ports|bit_cnt[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[17]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(16),
	combout => \ecg_spi_ports|bit_cnt[17]~feeder_combout\);

-- Location: FF_X26_Y2_N1
\ecg_spi_ports|bit_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[17]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(17));

-- Location: LCCOMB_X26_Y2_N8
\ecg_spi_ports|bit_cnt[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[18]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(17),
	combout => \ecg_spi_ports|bit_cnt[18]~feeder_combout\);

-- Location: FF_X26_Y2_N9
\ecg_spi_ports|bit_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[18]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(18));

-- Location: FF_X26_Y2_N19
\ecg_spi_ports|bit_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(18),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(19));

-- Location: LCCOMB_X26_Y2_N28
\ecg_spi_ports|bit_cnt[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[20]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(19),
	combout => \ecg_spi_ports|bit_cnt[20]~feeder_combout\);

-- Location: FF_X26_Y2_N29
\ecg_spi_ports|bit_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[20]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(20));

-- Location: LCCOMB_X26_Y2_N2
\ecg_spi_ports|bit_cnt[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[21]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(20),
	combout => \ecg_spi_ports|bit_cnt[21]~feeder_combout\);

-- Location: FF_X26_Y2_N3
\ecg_spi_ports|bit_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[21]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(21));

-- Location: LCCOMB_X26_Y2_N12
\ecg_spi_ports|bit_cnt[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[22]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(21),
	combout => \ecg_spi_ports|bit_cnt[22]~feeder_combout\);

-- Location: FF_X26_Y2_N13
\ecg_spi_ports|bit_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[22]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(22));

-- Location: LCCOMB_X26_Y2_N16
\ecg_spi_ports|bit_cnt[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[23]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(22),
	combout => \ecg_spi_ports|bit_cnt[23]~feeder_combout\);

-- Location: FF_X26_Y2_N17
\ecg_spi_ports|bit_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[23]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(23));

-- Location: LCCOMB_X24_Y1_N4
\ecg_spi_ports|bit_cnt[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[24]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(23),
	combout => \ecg_spi_ports|bit_cnt[24]~feeder_combout\);

-- Location: FF_X24_Y1_N5
\ecg_spi_ports|bit_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[24]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(24));

-- Location: FF_X24_Y1_N7
\ecg_spi_ports|bit_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(24),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(25));

-- Location: LCCOMB_X24_Y1_N20
\ecg_spi_ports|bit_cnt[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[26]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(25),
	combout => \ecg_spi_ports|bit_cnt[26]~feeder_combout\);

-- Location: FF_X24_Y1_N21
\ecg_spi_ports|bit_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[26]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(26));

-- Location: FF_X26_Y2_N15
\ecg_spi_ports|bit_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(26),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(27));

-- Location: LCCOMB_X26_Y2_N22
\ecg_spi_ports|bit_cnt[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[28]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(27),
	combout => \ecg_spi_ports|bit_cnt[28]~feeder_combout\);

-- Location: FF_X26_Y2_N23
\ecg_spi_ports|bit_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[28]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(28));

-- Location: FF_X26_Y2_N25
\ecg_spi_ports|bit_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(28),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(29));

-- Location: LCCOMB_X26_Y2_N20
\ecg_spi_ports|bit_cnt[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[30]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(29),
	combout => \ecg_spi_ports|bit_cnt[30]~feeder_combout\);

-- Location: FF_X26_Y2_N21
\ecg_spi_ports|bit_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[30]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(30));

-- Location: FF_X26_Y2_N27
\ecg_spi_ports|bit_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(30),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(31));

-- Location: FF_X26_Y2_N11
\ecg_spi_ports|bit_cnt[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(31),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(32));

-- Location: LCCOMB_X39_Y14_N18
\ecg_spi_ports|process_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~6_combout\ = (!\ecg_spi_ports|bit_cnt\(5) & (!\ecg_spi_ports|bit_cnt\(6) & (!\ecg_spi_ports|bit_cnt\(32) & !\ecg_spi_ports|bit_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(5),
	datab => \ecg_spi_ports|bit_cnt\(6),
	datac => \ecg_spi_ports|bit_cnt\(32),
	datad => \ecg_spi_ports|bit_cnt\(7),
	combout => \ecg_spi_ports|process_1~6_combout\);

-- Location: LCCOMB_X39_Y14_N2
\ecg_spi_ports|process_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~8_combout\ = (\ecg_spi_ports|process_1~7_combout\ & (!\ecg_spi_ports|rd_add~q\ & \ecg_spi_ports|process_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~7_combout\,
	datac => \ecg_spi_ports|rd_add~q\,
	datad => \ecg_spi_ports|process_1~6_combout\,
	combout => \ecg_spi_ports|process_1~8_combout\);

-- Location: FF_X39_Y15_N15
\ecg_spi_ports|tx_buf[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[0]~95_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[0]~_emulated_q\);

-- Location: LCCOMB_X38_Y12_N26
\ecg_spi_ports|tx_buf[0]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~94_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[0]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[0]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[0]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[0]~input_o\,
	datab => \ecg_spi_ports|tx_buf[0]~_emulated_q\,
	datac => \ecg_spi_ports|tx_buf[0]~93_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|tx_buf[0]~94_combout\);

-- Location: IOIBUF_X21_Y0_N22
\ecg_tx_load_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(1),
	o => \ecg_tx_load_data[1]~input_o\);

-- Location: LCCOMB_X38_Y12_N24
\ecg_spi_ports|tx_buf[1]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~89_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[1]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[1]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[1]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[1]~89_combout\,
	combout => \ecg_spi_ports|tx_buf[1]~89_combout\);

-- Location: LCCOMB_X38_Y12_N30
\ecg_spi_ports|tx_buf[1]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~91_combout\ = \ecg_spi_ports|tx_buf[0]~94_combout\ $ (\ecg_spi_ports|tx_buf[1]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[0]~94_combout\,
	datad => \ecg_spi_ports|tx_buf[1]~89_combout\,
	combout => \ecg_spi_ports|tx_buf[1]~91_combout\);

-- Location: FF_X38_Y12_N31
\ecg_spi_ports|tx_buf[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[1]~91_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[1]~_emulated_q\);

-- Location: LCCOMB_X38_Y12_N28
\ecg_spi_ports|tx_buf[1]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~90_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[1]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[1]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[1]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[1]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[1]~input_o\,
	datad => \ecg_spi_ports|tx_buf[1]~89_combout\,
	combout => \ecg_spi_ports|tx_buf[1]~90_combout\);

-- Location: LCCOMB_X38_Y12_N10
\ecg_spi_ports|tx_buf[2]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~87_combout\ = \ecg_spi_ports|tx_buf[2]~85_combout\ $ (\ecg_spi_ports|tx_buf[1]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	datad => \ecg_spi_ports|tx_buf[1]~90_combout\,
	combout => \ecg_spi_ports|tx_buf[2]~87_combout\);

-- Location: FF_X38_Y12_N11
\ecg_spi_ports|tx_buf[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[2]~87_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[2]~_emulated_q\);

-- Location: LCCOMB_X38_Y12_N16
\ecg_spi_ports|tx_buf[2]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~86_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[2]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[2]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[2]~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[2]~_emulated_q\,
	datab => \ecg_tx_load_data[2]~input_o\,
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|tx_buf[2]~86_combout\);

-- Location: LCCOMB_X38_Y12_N18
\ecg_spi_ports|tx_buf[3]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~83_combout\ = \ecg_spi_ports|tx_buf[3]~81_combout\ $ (\ecg_spi_ports|tx_buf[2]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[3]~81_combout\,
	datad => \ecg_spi_ports|tx_buf[2]~86_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~83_combout\);

-- Location: FF_X38_Y12_N19
\ecg_spi_ports|tx_buf[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[3]~83_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[3]~_emulated_q\);

-- Location: LCCOMB_X38_Y12_N8
\ecg_spi_ports|tx_buf[3]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~82_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[3]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[3]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[3]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[3]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[3]~81_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~82_combout\);

-- Location: IOIBUF_X41_Y12_N8
\ecg_tx_load_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(4),
	o => \ecg_tx_load_data[4]~input_o\);

-- Location: LCCOMB_X40_Y12_N20
\ecg_spi_ports|tx_buf[4]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~77_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[4]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[4]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[4]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[4]~77_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~77_combout\);

-- Location: LCCOMB_X38_Y12_N12
\ecg_spi_ports|tx_buf[4]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~79_combout\ = \ecg_spi_ports|tx_buf[3]~82_combout\ $ (\ecg_spi_ports|tx_buf[4]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[3]~82_combout\,
	datad => \ecg_spi_ports|tx_buf[4]~77_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~79_combout\);

-- Location: FF_X38_Y12_N13
\ecg_spi_ports|tx_buf[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[4]~79_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[4]~_emulated_q\);

-- Location: LCCOMB_X40_Y12_N26
\ecg_spi_ports|tx_buf[4]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~78_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[4]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[4]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[4]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[4]~_emulated_q\,
	datab => \ecg_tx_load_data[4]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[4]~77_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~78_combout\);

-- Location: IOIBUF_X41_Y19_N22
\ecg_tx_load_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(5),
	o => \ecg_tx_load_data[5]~input_o\);

-- Location: LCCOMB_X40_Y12_N18
\ecg_spi_ports|tx_buf[5]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~73_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[5]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[5]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[5]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~73_combout\);

-- Location: LCCOMB_X40_Y12_N22
\ecg_spi_ports|tx_buf[5]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~75_combout\ = \ecg_spi_ports|tx_buf[4]~78_combout\ $ (\ecg_spi_ports|tx_buf[5]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[4]~78_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~75_combout\);

-- Location: FF_X40_Y12_N23
\ecg_spi_ports|tx_buf[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[5]~75_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[5]~_emulated_q\);

-- Location: LCCOMB_X40_Y12_N28
\ecg_spi_ports|tx_buf[5]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~74_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[5]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[5]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[5]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[5]~_emulated_q\,
	datab => \ecg_tx_load_data[5]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~74_combout\);

-- Location: LCCOMB_X40_Y12_N30
\ecg_spi_ports|tx_buf[6]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~71_combout\ = \ecg_spi_ports|tx_buf[6]~69_combout\ $ (\ecg_spi_ports|tx_buf[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[6]~69_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~74_combout\,
	combout => \ecg_spi_ports|tx_buf[6]~71_combout\);

-- Location: FF_X40_Y12_N31
\ecg_spi_ports|tx_buf[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[6]~71_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[6]~_emulated_q\);

-- Location: LCCOMB_X40_Y12_N8
\ecg_spi_ports|tx_buf[6]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~70_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[6]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[6]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[6]~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[6]~_emulated_q\,
	datab => \ecg_tx_load_data[6]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[6]~69_combout\,
	combout => \ecg_spi_ports|tx_buf[6]~70_combout\);

-- Location: IOIBUF_X41_Y12_N1
\ecg_tx_load_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(7),
	o => \ecg_tx_load_data[7]~input_o\);

-- Location: LCCOMB_X40_Y12_N10
\ecg_spi_ports|tx_buf[7]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~65_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[7]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[7]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[7]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[7]~65_combout\,
	combout => \ecg_spi_ports|tx_buf[7]~65_combout\);

-- Location: LCCOMB_X40_Y12_N6
\ecg_spi_ports|tx_buf[7]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~67_combout\ = \ecg_spi_ports|tx_buf[6]~70_combout\ $ (\ecg_spi_ports|tx_buf[7]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[6]~70_combout\,
	datad => \ecg_spi_ports|tx_buf[7]~65_combout\,
	combout => \ecg_spi_ports|tx_buf[7]~67_combout\);

-- Location: FF_X40_Y12_N7
\ecg_spi_ports|tx_buf[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[7]~67_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[7]~_emulated_q\);

-- Location: LCCOMB_X40_Y12_N16
\ecg_spi_ports|tx_buf[7]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~66_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[7]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[7]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[7]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[7]~_emulated_q\,
	datab => \ecg_tx_load_data[7]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[7]~65_combout\,
	combout => \ecg_spi_ports|tx_buf[7]~66_combout\);

-- Location: LCCOMB_X40_Y12_N2
\ecg_spi_ports|tx_buf[8]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~63_combout\ = \ecg_spi_ports|tx_buf[8]~61_combout\ $ (\ecg_spi_ports|tx_buf[7]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[8]~61_combout\,
	datad => \ecg_spi_ports|tx_buf[7]~66_combout\,
	combout => \ecg_spi_ports|tx_buf[8]~63_combout\);

-- Location: FF_X40_Y12_N3
\ecg_spi_ports|tx_buf[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[8]~63_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[8]~_emulated_q\);

-- Location: LCCOMB_X40_Y12_N4
\ecg_spi_ports|tx_buf[8]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~62_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[8]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[8]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[8]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[8]~input_o\,
	datab => \ecg_spi_ports|tx_buf[8]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[8]~61_combout\,
	combout => \ecg_spi_ports|tx_buf[8]~62_combout\);

-- Location: LCCOMB_X39_Y12_N24
\ecg_spi_ports|tx_buf[9]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~57_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[9]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[9]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[9]~57_combout\,
	datac => \ecg_tx_load_data[9]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[9]~57_combout\);

-- Location: LCCOMB_X40_Y12_N24
\ecg_spi_ports|tx_buf[9]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~59_combout\ = \ecg_spi_ports|tx_buf[8]~62_combout\ $ (\ecg_spi_ports|tx_buf[9]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[8]~62_combout\,
	datad => \ecg_spi_ports|tx_buf[9]~57_combout\,
	combout => \ecg_spi_ports|tx_buf[9]~59_combout\);

-- Location: FF_X40_Y12_N25
\ecg_spi_ports|tx_buf[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[9]~59_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[9]~_emulated_q\);

-- Location: LCCOMB_X39_Y12_N22
\ecg_spi_ports|tx_buf[9]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~58_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[9]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[9]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[9]~input_o\,
	datab => \ecg_spi_ports|tx_buf[9]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[9]~57_combout\,
	combout => \ecg_spi_ports|tx_buf[9]~58_combout\);

-- Location: IOIBUF_X41_Y10_N1
\ecg_tx_load_data[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(10),
	o => \ecg_tx_load_data[10]~input_o\);

-- Location: LCCOMB_X40_Y13_N24
\ecg_spi_ports|tx_buf[10]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~53_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[10]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[10]~53_combout\,
	datac => \ecg_tx_load_data[10]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[10]~53_combout\);

-- Location: LCCOMB_X39_Y12_N28
\ecg_spi_ports|tx_buf[10]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~55_combout\ = \ecg_spi_ports|tx_buf[9]~58_combout\ $ (\ecg_spi_ports|tx_buf[10]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[9]~58_combout\,
	datad => \ecg_spi_ports|tx_buf[10]~53_combout\,
	combout => \ecg_spi_ports|tx_buf[10]~55_combout\);

-- Location: FF_X39_Y12_N29
\ecg_spi_ports|tx_buf[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[10]~55_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[10]~_emulated_q\);

-- Location: LCCOMB_X40_Y13_N22
\ecg_spi_ports|tx_buf[10]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~54_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[10]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[10]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[10]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[10]~_emulated_q\,
	datab => \ecg_tx_load_data[10]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[10]~53_combout\,
	combout => \ecg_spi_ports|tx_buf[10]~54_combout\);

-- Location: LCCOMB_X40_Y13_N18
\ecg_spi_ports|tx_buf[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~49_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[11]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[11]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[11]~input_o\,
	datab => \ecg_spi_ports|tx_buf[11]~49_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[11]~49_combout\);

-- Location: LCCOMB_X40_Y13_N14
\ecg_spi_ports|tx_buf[11]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~51_combout\ = \ecg_spi_ports|tx_buf[10]~54_combout\ $ (\ecg_spi_ports|tx_buf[11]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[10]~54_combout\,
	datad => \ecg_spi_ports|tx_buf[11]~49_combout\,
	combout => \ecg_spi_ports|tx_buf[11]~51_combout\);

-- Location: FF_X40_Y13_N15
\ecg_spi_ports|tx_buf[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[11]~51_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[11]~_emulated_q\);

-- Location: LCCOMB_X40_Y13_N0
\ecg_spi_ports|tx_buf[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~50_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[11]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[11]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[11]~input_o\,
	datab => \ecg_spi_ports|tx_buf[11]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[11]~49_combout\,
	combout => \ecg_spi_ports|tx_buf[11]~50_combout\);

-- Location: LCCOMB_X40_Y13_N10
\ecg_spi_ports|tx_buf[12]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~47_combout\ = \ecg_spi_ports|tx_buf[12]~45_combout\ $ (\ecg_spi_ports|tx_buf[11]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[12]~45_combout\,
	datad => \ecg_spi_ports|tx_buf[11]~50_combout\,
	combout => \ecg_spi_ports|tx_buf[12]~47_combout\);

-- Location: FF_X40_Y13_N11
\ecg_spi_ports|tx_buf[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[12]~47_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[12]~_emulated_q\);

-- Location: LCCOMB_X40_Y13_N28
\ecg_spi_ports|tx_buf[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~46_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[12]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[12]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[12]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[12]~_emulated_q\,
	datab => \ecg_tx_load_data[12]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[12]~45_combout\,
	combout => \ecg_spi_ports|tx_buf[12]~46_combout\);

-- Location: LCCOMB_X40_Y13_N6
\ecg_spi_ports|tx_buf[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~43_combout\ = \ecg_spi_ports|tx_buf[13]~41_combout\ $ (\ecg_spi_ports|tx_buf[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[13]~41_combout\,
	datad => \ecg_spi_ports|tx_buf[12]~46_combout\,
	combout => \ecg_spi_ports|tx_buf[13]~43_combout\);

-- Location: FF_X40_Y13_N7
\ecg_spi_ports|tx_buf[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[13]~43_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[13]~_emulated_q\);

-- Location: LCCOMB_X40_Y13_N8
\ecg_spi_ports|tx_buf[13]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~42_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[13]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[13]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[13]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[13]~_emulated_q\,
	datab => \ecg_tx_load_data[13]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[13]~41_combout\,
	combout => \ecg_spi_ports|tx_buf[13]~42_combout\);

-- Location: LCCOMB_X40_Y13_N12
\ecg_spi_ports|tx_buf[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~37_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[14]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[14]~37_combout\,
	datac => \ecg_tx_load_data[14]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[14]~37_combout\);

-- Location: LCCOMB_X40_Y13_N26
\ecg_spi_ports|tx_buf[14]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~39_combout\ = \ecg_spi_ports|tx_buf[13]~42_combout\ $ (\ecg_spi_ports|tx_buf[14]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[13]~42_combout\,
	datad => \ecg_spi_ports|tx_buf[14]~37_combout\,
	combout => \ecg_spi_ports|tx_buf[14]~39_combout\);

-- Location: FF_X40_Y13_N27
\ecg_spi_ports|tx_buf[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[14]~39_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[14]~_emulated_q\);

-- Location: LCCOMB_X40_Y13_N4
\ecg_spi_ports|tx_buf[14]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~38_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[14]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[14]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[14]~input_o\,
	datab => \ecg_spi_ports|tx_buf[14]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[14]~37_combout\,
	combout => \ecg_spi_ports|tx_buf[14]~38_combout\);

-- Location: LCCOMB_X40_Y14_N20
\ecg_spi_ports|tx_buf[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~33_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[15]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[15]~33_combout\,
	datac => \ecg_tx_load_data[15]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[15]~33_combout\);

-- Location: LCCOMB_X40_Y13_N16
\ecg_spi_ports|tx_buf[15]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~35_combout\ = \ecg_spi_ports|tx_buf[14]~38_combout\ $ (\ecg_spi_ports|tx_buf[15]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[14]~38_combout\,
	datad => \ecg_spi_ports|tx_buf[15]~33_combout\,
	combout => \ecg_spi_ports|tx_buf[15]~35_combout\);

-- Location: FF_X40_Y13_N17
\ecg_spi_ports|tx_buf[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[15]~35_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[15]~_emulated_q\);

-- Location: LCCOMB_X40_Y14_N30
\ecg_spi_ports|tx_buf[15]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~34_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[15]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[15]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[15]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[15]~input_o\,
	datab => \ecg_spi_ports|tx_buf[15]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[15]~33_combout\,
	combout => \ecg_spi_ports|tx_buf[15]~34_combout\);

-- Location: IOIBUF_X41_Y14_N15
\ecg_tx_load_data[16]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(16),
	o => \ecg_tx_load_data[16]~input_o\);

-- Location: LCCOMB_X40_Y14_N18
\ecg_spi_ports|tx_buf[16]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~29_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[16]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[16]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[16]~29_combout\,
	datac => \ecg_tx_load_data[16]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[16]~29_combout\);

-- Location: LCCOMB_X40_Y14_N14
\ecg_spi_ports|tx_buf[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~31_combout\ = \ecg_spi_ports|tx_buf[15]~34_combout\ $ (\ecg_spi_ports|tx_buf[16]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[15]~34_combout\,
	datad => \ecg_spi_ports|tx_buf[16]~29_combout\,
	combout => \ecg_spi_ports|tx_buf[16]~31_combout\);

-- Location: FF_X40_Y14_N15
\ecg_spi_ports|tx_buf[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[16]~31_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[16]~_emulated_q\);

-- Location: LCCOMB_X40_Y14_N8
\ecg_spi_ports|tx_buf[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~30_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[16]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[16]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[16]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[16]~_emulated_q\,
	datab => \ecg_tx_load_data[16]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[16]~29_combout\,
	combout => \ecg_spi_ports|tx_buf[16]~30_combout\);

-- Location: IOIBUF_X41_Y14_N1
\ecg_tx_load_data[17]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(17),
	o => \ecg_tx_load_data[17]~input_o\);

-- Location: LCCOMB_X40_Y14_N16
\ecg_spi_ports|tx_buf[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~25_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[17]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[17]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[17]~input_o\,
	datac => \ecg_spi_ports|tx_buf[17]~25_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[17]~25_combout\);

-- Location: LCCOMB_X40_Y14_N26
\ecg_spi_ports|tx_buf[17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~27_combout\ = \ecg_spi_ports|tx_buf[16]~30_combout\ $ (\ecg_spi_ports|tx_buf[17]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[16]~30_combout\,
	datad => \ecg_spi_ports|tx_buf[17]~25_combout\,
	combout => \ecg_spi_ports|tx_buf[17]~27_combout\);

-- Location: FF_X40_Y14_N27
\ecg_spi_ports|tx_buf[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[17]~27_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[17]~_emulated_q\);

-- Location: LCCOMB_X40_Y14_N0
\ecg_spi_ports|tx_buf[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~26_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[17]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[17]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[17]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[17]~_emulated_q\,
	datab => \ecg_tx_load_data[17]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[17]~25_combout\,
	combout => \ecg_spi_ports|tx_buf[17]~26_combout\);

-- Location: LCCOMB_X40_Y14_N6
\ecg_spi_ports|tx_buf[18]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~23_combout\ = \ecg_spi_ports|tx_buf[18]~21_combout\ $ (\ecg_spi_ports|tx_buf[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[18]~21_combout\,
	datad => \ecg_spi_ports|tx_buf[17]~26_combout\,
	combout => \ecg_spi_ports|tx_buf[18]~23_combout\);

-- Location: FF_X40_Y14_N7
\ecg_spi_ports|tx_buf[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[18]~23_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[18]~_emulated_q\);

-- Location: LCCOMB_X40_Y14_N28
\ecg_spi_ports|tx_buf[18]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~22_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[18]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[18]~21_combout\ $ (\ecg_spi_ports|tx_buf[18]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[18]~input_o\,
	datac => \ecg_spi_ports|tx_buf[18]~21_combout\,
	datad => \ecg_spi_ports|tx_buf[18]~_emulated_q\,
	combout => \ecg_spi_ports|tx_buf[18]~22_combout\);

-- Location: LCCOMB_X40_Y14_N10
\ecg_spi_ports|tx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~19_combout\ = \ecg_spi_ports|tx_buf[19]~17_combout\ $ (\ecg_spi_ports|tx_buf[18]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[19]~17_combout\,
	datad => \ecg_spi_ports|tx_buf[18]~22_combout\,
	combout => \ecg_spi_ports|tx_buf[19]~19_combout\);

-- Location: FF_X40_Y14_N11
\ecg_spi_ports|tx_buf[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[19]~19_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[19]~_emulated_q\);

-- Location: LCCOMB_X40_Y14_N4
\ecg_spi_ports|tx_buf[19]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~18_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[19]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[19]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[19]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[19]~_emulated_q\,
	datab => \ecg_tx_load_data[19]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[19]~17_combout\,
	combout => \ecg_spi_ports|tx_buf[19]~18_combout\);

-- Location: LCCOMB_X39_Y15_N6
\ecg_spi_ports|tx_buf[20]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~13_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[20]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[20]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[20]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[20]~13_combout\,
	combout => \ecg_spi_ports|tx_buf[20]~13_combout\);

-- Location: LCCOMB_X40_Y14_N12
\ecg_spi_ports|tx_buf[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~15_combout\ = \ecg_spi_ports|tx_buf[19]~18_combout\ $ (\ecg_spi_ports|tx_buf[20]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[19]~18_combout\,
	datad => \ecg_spi_ports|tx_buf[20]~13_combout\,
	combout => \ecg_spi_ports|tx_buf[20]~15_combout\);

-- Location: FF_X40_Y14_N13
\ecg_spi_ports|tx_buf[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[20]~15_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[20]~_emulated_q\);

-- Location: LCCOMB_X39_Y15_N8
\ecg_spi_ports|tx_buf[20]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~14_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[20]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[20]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[20]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[20]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[20]~13_combout\,
	combout => \ecg_spi_ports|tx_buf[20]~14_combout\);

-- Location: LCCOMB_X39_Y15_N12
\ecg_spi_ports|tx_buf[21]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~9_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[21]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[21]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[21]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[21]~9_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~9_combout\);

-- Location: LCCOMB_X39_Y15_N20
\ecg_spi_ports|tx_buf[21]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~11_combout\ = \ecg_spi_ports|tx_buf[20]~14_combout\ $ (\ecg_spi_ports|tx_buf[21]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[20]~14_combout\,
	datad => \ecg_spi_ports|tx_buf[21]~9_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~11_combout\);

-- Location: FF_X39_Y15_N21
\ecg_spi_ports|tx_buf[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[21]~11_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[21]~_emulated_q\);

-- Location: LCCOMB_X39_Y15_N30
\ecg_spi_ports|tx_buf[21]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~10_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[21]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[21]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[21]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[21]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[21]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[21]~9_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~10_combout\);

-- Location: IOIBUF_X41_Y18_N1
\ecg_tx_load_data[22]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(22),
	o => \ecg_tx_load_data[22]~input_o\);

-- Location: LCCOMB_X39_Y15_N18
\ecg_spi_ports|tx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~5_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[22]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[22]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[22]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[22]~5_combout\,
	combout => \ecg_spi_ports|tx_buf[22]~5_combout\);

-- Location: LCCOMB_X39_Y15_N4
\ecg_spi_ports|tx_buf[22]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~7_combout\ = \ecg_spi_ports|tx_buf[21]~10_combout\ $ (\ecg_spi_ports|tx_buf[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[21]~10_combout\,
	datad => \ecg_spi_ports|tx_buf[22]~5_combout\,
	combout => \ecg_spi_ports|tx_buf[22]~7_combout\);

-- Location: FF_X39_Y15_N5
\ecg_spi_ports|tx_buf[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[22]~7_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[22]~_emulated_q\);

-- Location: LCCOMB_X39_Y15_N22
\ecg_spi_ports|tx_buf[22]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~6_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[22]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[22]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[22]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[22]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[22]~input_o\,
	datad => \ecg_spi_ports|tx_buf[22]~5_combout\,
	combout => \ecg_spi_ports|tx_buf[22]~6_combout\);

-- Location: LCCOMB_X39_Y15_N0
\ecg_spi_ports|tx_buf[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~1_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[23]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[23]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[23]~1_combout\,
	combout => \ecg_spi_ports|tx_buf[23]~1_combout\);

-- Location: LCCOMB_X39_Y15_N16
\ecg_spi_ports|tx_buf[23]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~3_combout\ = \ecg_spi_ports|tx_buf[22]~6_combout\ $ (\ecg_spi_ports|tx_buf[23]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[22]~6_combout\,
	datad => \ecg_spi_ports|tx_buf[23]~1_combout\,
	combout => \ecg_spi_ports|tx_buf[23]~3_combout\);

-- Location: FF_X39_Y15_N17
\ecg_spi_ports|tx_buf[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[23]~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[23]~_emulated_q\);

-- Location: LCCOMB_X39_Y15_N26
\ecg_spi_ports|tx_buf[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~2_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[23]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[23]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[23]~input_o\,
	datab => \ecg_spi_ports|tx_buf[23]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[23]~1_combout\,
	combout => \ecg_spi_ports|tx_buf[23]~2_combout\);

-- Location: IOIBUF_X41_Y19_N8
\ecg_st_load_trdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_trdy,
	o => \ecg_st_load_trdy~input_o\);

-- Location: LCCOMB_X38_Y15_N16
\ecg_spi_ports|process_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~2_combout\ = (!\ecg_st_load_trdy~input_o\ & \ecg_spi_ports|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_st_load_trdy~input_o\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|process_1~2_combout\);

-- Location: LCCOMB_X38_Y15_N30
\ecg_spi_ports|trdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~1_combout\ = (!\ecg_spi_ports|process_1~2_combout\ & ((\ecg_spi_ports|trdy~1_combout\) # (\ecg_spi_ports|process_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~2_combout\,
	datac => \ecg_spi_ports|trdy~1_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|trdy~1_combout\);

-- Location: LCCOMB_X39_Y14_N6
\ecg_spi_ports|wr_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|wr_add~0_combout\ = (\ecg_spi_ports|bit_cnt\(1) & ((\ecg_spi_ports|wr_add~q\))) # (!\ecg_spi_ports|bit_cnt\(1) & (\ecg_mosi~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(1),
	combout => \ecg_spi_ports|wr_add~0_combout\);

-- Location: FF_X39_Y14_N7
\ecg_spi_ports|wr_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|wr_add~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|wr_add~q\);

-- Location: LCCOMB_X39_Y14_N26
\ecg_spi_ports|process_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~0_combout\ = (\ecg_spi_ports|wr_add~q\ & \ecg_spi_ports|bit_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(9),
	combout => \ecg_spi_ports|process_1~0_combout\);

-- Location: LCCOMB_X38_Y15_N28
\ecg_spi_ports|trdy~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~7_combout\ = (!\ecg_spi_ports|process_1~0_combout\ & (\ecg_spi_ports|trdy~2_combout\ & ((\ecg_spi_ports|rd_add~q\) # (!\ecg_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rd_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(32),
	datac => \ecg_spi_ports|process_1~0_combout\,
	datad => \ecg_spi_ports|trdy~2_combout\,
	combout => \ecg_spi_ports|trdy~7_combout\);

-- Location: LCCOMB_X38_Y15_N4
\ecg_spi_ports|trdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~3_combout\ = \ecg_spi_ports|trdy~1_combout\ $ (((\ecg_spi_ports|trdy~7_combout\) # ((\ecg_mosi~input_o\ & \ecg_spi_ports|process_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|trdy~1_combout\,
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|process_1~0_combout\,
	datad => \ecg_spi_ports|trdy~7_combout\,
	combout => \ecg_spi_ports|trdy~3_combout\);

-- Location: LCCOMB_X38_Y15_N22
\ecg_spi_ports|trdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~0_combout\ = (\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|process_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~2_combout\,
	combout => \ecg_spi_ports|trdy~0_combout\);

-- Location: FF_X38_Y15_N5
\ecg_spi_ports|trdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|trdy~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_trdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|trdy~_emulated_q\);

-- Location: LCCOMB_X38_Y15_N6
\ecg_spi_ports|trdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~2_combout\ = (!\ecg_spi_ports|process_1~2_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|trdy~_emulated_q\ $ (\ecg_spi_ports|trdy~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|trdy~_emulated_q\,
	datac => \ecg_spi_ports|trdy~1_combout\,
	datad => \ecg_spi_ports|process_1~2_combout\,
	combout => \ecg_spi_ports|trdy~2_combout\);

-- Location: IOIBUF_X41_Y10_N22
\ecg_st_load_rrdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_rrdy,
	o => \ecg_st_load_rrdy~input_o\);

-- Location: IOIBUF_X41_Y17_N8
\ecg_rx_req~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_rx_req,
	o => \ecg_rx_req~input_o\);

-- Location: LCCOMB_X40_Y15_N20
\ecg_spi_ports|process_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~4_combout\ = (\ecg_ss_n~input_o\ & ((\ecg_rx_req~input_o\) # ((\ecg_tx_load_en~input_o\ & !\ecg_st_load_rrdy~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_en~input_o\,
	datab => \ecg_st_load_rrdy~input_o\,
	datac => \ecg_ss_n~input_o\,
	datad => \ecg_rx_req~input_o\,
	combout => \ecg_spi_ports|process_1~4_combout\);

-- Location: LCCOMB_X40_Y15_N12
\ecg_spi_ports|rrdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~1_combout\ = (!\ecg_spi_ports|process_1~4_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|rrdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~4_combout\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|rrdy~1_combout\,
	combout => \ecg_spi_ports|rrdy~1_combout\);

-- Location: LCCOMB_X40_Y15_N18
\ecg_spi_ports|rrdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~6_combout\ = (\ecg_spi_ports|rrdy~2_combout\) # ((!\ecg_spi_ports|wr_add~q\ & \ecg_spi_ports|bit_cnt\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datac => \ecg_spi_ports|bit_cnt\(32),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \ecg_spi_ports|rrdy~6_combout\);

-- Location: LCCOMB_X39_Y14_N4
\ecg_spi_ports|process_1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~3_combout\ = (\ecg_spi_ports|bit_cnt\(10) & \ecg_spi_ports|wr_add~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|bit_cnt\(10),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|process_1~3_combout\);

-- Location: LCCOMB_X40_Y15_N22
\ecg_spi_ports|rrdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~3_combout\ = \ecg_spi_ports|rrdy~1_combout\ $ (((\ecg_spi_ports|process_1~3_combout\ & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|process_1~3_combout\ & ((\ecg_spi_ports|rrdy~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|rrdy~1_combout\,
	datac => \ecg_spi_ports|rrdy~6_combout\,
	datad => \ecg_spi_ports|process_1~3_combout\,
	combout => \ecg_spi_ports|rrdy~3_combout\);

-- Location: LCCOMB_X40_Y15_N16
\ecg_spi_ports|rrdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~0_combout\ = (\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|process_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~4_combout\,
	combout => \ecg_spi_ports|rrdy~0_combout\);

-- Location: FF_X40_Y15_N23
\ecg_spi_ports|rrdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rrdy~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_rrdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rrdy~_emulated_q\);

-- Location: LCCOMB_X40_Y15_N10
\ecg_spi_ports|rrdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~2_combout\ = (!\ecg_spi_ports|process_1~4_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|rrdy~_emulated_q\ $ (\ecg_spi_ports|rrdy~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rrdy~_emulated_q\,
	datab => \ecg_spi_ports|rrdy~1_combout\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~4_combout\,
	combout => \ecg_spi_ports|rrdy~2_combout\);

-- Location: IOIBUF_X41_Y18_N8
\ecg_st_load_roe~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_roe,
	o => \ecg_st_load_roe~input_o\);

-- Location: LCCOMB_X40_Y15_N26
\ecg_spi_ports|process_1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~5_combout\ = (!\ecg_st_load_roe~input_o\ & \ecg_spi_ports|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_st_load_roe~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|process_1~5_combout\);

-- Location: LCCOMB_X38_Y15_N12
\ecg_spi_ports|roe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~1_combout\ = (!\ecg_spi_ports|process_1~5_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|roe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|process_1~5_combout\,
	datad => \ecg_spi_ports|roe~1_combout\,
	combout => \ecg_spi_ports|roe~1_combout\);

-- Location: LCCOMB_X39_Y13_N2
\ecg_spi_ports|roe~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~6_combout\ = \ecg_spi_ports|roe~1_combout\ $ (((\ecg_mosi~input_o\) # ((!\ecg_spi_ports|wr_add~q\) # (!\ecg_spi_ports|bit_cnt\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|roe~1_combout\,
	datac => \ecg_spi_ports|bit_cnt\(11),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|roe~6_combout\);

-- Location: LCCOMB_X39_Y13_N8
\ecg_spi_ports|roe~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~7_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|bit_cnt\(11))))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_spi_ports|bit_cnt\(32) & (\ecg_spi_ports|rrdy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(32),
	datac => \ecg_spi_ports|rrdy~2_combout\,
	datad => \ecg_spi_ports|bit_cnt\(11),
	combout => \ecg_spi_ports|roe~7_combout\);

-- Location: LCCOMB_X39_Y13_N20
\ecg_spi_ports|roe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~3_combout\ = \ecg_spi_ports|roe~6_combout\ $ (((!\ecg_spi_ports|roe~7_combout\ & !\ecg_spi_ports|roe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|roe~6_combout\,
	datac => \ecg_spi_ports|roe~7_combout\,
	datad => \ecg_spi_ports|roe~2_combout\,
	combout => \ecg_spi_ports|roe~3_combout\);

-- Location: LCCOMB_X40_Y15_N28
\ecg_spi_ports|roe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~0_combout\ = (\ecg_spi_ports|process_1~5_combout\) # (\ecg_spi_ports|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~5_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|roe~0_combout\);

-- Location: FF_X39_Y13_N21
\ecg_spi_ports|roe~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|roe~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_roe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|roe~_emulated_q\);

-- Location: LCCOMB_X39_Y15_N24
\ecg_spi_ports|roe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~2_combout\ = (!\ecg_spi_ports|process_1~5_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|roe~1_combout\ $ (\ecg_spi_ports|roe~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|roe~1_combout\,
	datac => \ecg_spi_ports|roe~_emulated_q\,
	datad => \ecg_spi_ports|process_1~5_combout\,
	combout => \ecg_spi_ports|roe~2_combout\);

-- Location: LCCOMB_X39_Y15_N28
\ecg_spi_ports|miso~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~0_combout\ = (\ecg_spi_ports|bit_cnt\(9) & (\ecg_spi_ports|rrdy~2_combout\)) # (!\ecg_spi_ports|bit_cnt\(9) & ((\ecg_spi_ports|roe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(9),
	datac => \ecg_spi_ports|rrdy~2_combout\,
	datad => \ecg_spi_ports|roe~2_combout\,
	combout => \ecg_spi_ports|miso~0_combout\);

-- Location: LCCOMB_X39_Y15_N10
\ecg_spi_ports|miso~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~1_combout\ = (\ecg_spi_ports|bit_cnt\(8) & (\ecg_spi_ports|trdy~2_combout\)) # (!\ecg_spi_ports|bit_cnt\(8) & ((\ecg_spi_ports|miso~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|bit_cnt\(8),
	datac => \ecg_spi_ports|trdy~2_combout\,
	datad => \ecg_spi_ports|miso~0_combout\,
	combout => \ecg_spi_ports|miso~1_combout\);

-- Location: LCCOMB_X39_Y15_N2
\ecg_spi_ports|miso~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~2_combout\ = (\ecg_spi_ports|rd_add~q\ & ((\ecg_spi_ports|miso~1_combout\))) # (!\ecg_spi_ports|rd_add~q\ & (\ecg_spi_ports|tx_buf[23]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rd_add~q\,
	datac => \ecg_spi_ports|tx_buf[23]~2_combout\,
	datad => \ecg_spi_ports|miso~1_combout\,
	combout => \ecg_spi_ports|miso~2_combout\);

-- Location: LCCOMB_X39_Y14_N16
\ecg_spi_ports|miso~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~3_combout\ = (\ecg_spi_ports|bit_cnt\(8) & (!\ecg_spi_ports|bit_cnt\(9) & !\ecg_spi_ports|bit_cnt\(10))) # (!\ecg_spi_ports|bit_cnt\(8) & (\ecg_spi_ports|bit_cnt\(9) $ (\ecg_spi_ports|bit_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(8),
	datab => \ecg_spi_ports|bit_cnt\(9),
	datac => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|miso~3_combout\);

-- Location: LCCOMB_X39_Y14_N24
\ecg_spi_ports|miso~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~4_combout\ = (\ecg_spi_ports|rd_add~q\ & (((\ecg_spi_ports|miso~3_combout\)))) # (!\ecg_spi_ports|rd_add~q\ & (\ecg_spi_ports|process_1~7_combout\ & ((\ecg_spi_ports|process_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~7_combout\,
	datab => \ecg_spi_ports|miso~3_combout\,
	datac => \ecg_spi_ports|rd_add~q\,
	datad => \ecg_spi_ports|process_1~6_combout\,
	combout => \ecg_spi_ports|miso~4_combout\);

-- Location: FF_X39_Y15_N3
\ecg_spi_ports|miso~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|miso~2_combout\,
	ena => \ecg_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|miso~reg0_q\);

-- Location: LCCOMB_X38_Y14_N4
\ecg_spi_ports|miso~enfeeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ecg_spi_ports|miso~enfeeder_combout\);

-- Location: FF_X38_Y14_N5
\ecg_spi_ports|miso~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|miso~enfeeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	ena => \ecg_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|miso~en_q\);

-- Location: IOIBUF_X28_Y0_N8
\rec_sclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_sclk,
	o => \rec_sclk~input_o\);

-- Location: LCCOMB_X29_Y2_N26
\rec_spi_ports|bit_cnt[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rec_spi_ports|bit_cnt[1]~feeder_combout\);

-- Location: IOIBUF_X28_Y0_N1
\rec_ss_n~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_ss_n,
	o => \rec_ss_n~input_o\);

-- Location: FF_X29_Y2_N27
\rec_spi_ports|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[1]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(1));

-- Location: LCCOMB_X29_Y2_N20
\rec_spi_ports|bit_cnt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[2]~0_combout\ = !\rec_spi_ports|bit_cnt\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|bit_cnt\(1),
	combout => \rec_spi_ports|bit_cnt[2]~0_combout\);

-- Location: FF_X29_Y2_N21
\rec_spi_ports|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[2]~0_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(2));

-- Location: LCCOMB_X29_Y2_N18
\rec_spi_ports|bit_cnt[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[3]~feeder_combout\ = \rec_spi_ports|bit_cnt\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(2),
	combout => \rec_spi_ports|bit_cnt[3]~feeder_combout\);

-- Location: FF_X29_Y2_N19
\rec_spi_ports|bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[3]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(3));

-- Location: LCCOMB_X29_Y2_N14
\rec_spi_ports|bit_cnt[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[4]~feeder_combout\ = \rec_spi_ports|bit_cnt\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(3),
	combout => \rec_spi_ports|bit_cnt[4]~feeder_combout\);

-- Location: FF_X29_Y2_N15
\rec_spi_ports|bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[4]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(4));

-- Location: FF_X29_Y2_N11
\rec_spi_ports|bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(4),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(5));

-- Location: LCCOMB_X29_Y2_N12
\rec_spi_ports|bit_cnt[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[6]~feeder_combout\ = \rec_spi_ports|bit_cnt\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(5),
	combout => \rec_spi_ports|bit_cnt[6]~feeder_combout\);

-- Location: FF_X29_Y2_N13
\rec_spi_ports|bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[6]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(6));

-- Location: FF_X29_Y2_N17
\rec_spi_ports|bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(6),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(7));

-- Location: LCCOMB_X29_Y2_N8
\rec_spi_ports|bit_cnt[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[8]~feeder_combout\ = \rec_spi_ports|bit_cnt\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(7),
	combout => \rec_spi_ports|bit_cnt[8]~feeder_combout\);

-- Location: FF_X29_Y2_N9
\rec_spi_ports|bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[8]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(8));

-- Location: FF_X27_Y2_N27
\rec_spi_ports|bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(8),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(9));

-- Location: IOIBUF_X19_Y0_N29
\rec_st_load_rrdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_rrdy,
	o => \rec_st_load_rrdy~input_o\);

-- Location: IOIBUF_X30_Y0_N8
\rec_rx_req~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_rx_req,
	o => \rec_rx_req~input_o\);

-- Location: LCCOMB_X29_Y2_N28
\rec_spi_ports|process_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~4_combout\ = (\rec_ss_n~input_o\ & ((\rec_rx_req~input_o\) # (!\rec_st_load_rrdy~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_st_load_rrdy~input_o\,
	datac => \rec_rx_req~input_o\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~4_combout\);

-- Location: LCCOMB_X29_Y2_N24
\rec_spi_ports|rrdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~1_combout\ = (!\rec_spi_ports|process_1~4_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|rrdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|process_1~4_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|rrdy~1_combout\,
	combout => \rec_spi_ports|rrdy~1_combout\);

-- Location: IOIBUF_X35_Y0_N29
\rec_mosi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_mosi,
	o => \rec_mosi~input_o\);

-- Location: LCCOMB_X29_Y2_N16
\rec_spi_ports|wr_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|wr_add~0_combout\ = (\rec_spi_ports|bit_cnt\(1) & (\rec_spi_ports|wr_add~q\)) # (!\rec_spi_ports|bit_cnt\(1) & ((\rec_mosi~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_mosi~input_o\,
	datad => \rec_spi_ports|bit_cnt\(1),
	combout => \rec_spi_ports|wr_add~0_combout\);

-- Location: LCCOMB_X28_Y2_N14
\rec_spi_ports|wr_add~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|wr_add~feeder_combout\ = \rec_spi_ports|wr_add~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|wr_add~0_combout\,
	combout => \rec_spi_ports|wr_add~feeder_combout\);

-- Location: FF_X28_Y2_N15
\rec_spi_ports|wr_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|wr_add~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|wr_add~q\);

-- Location: FF_X27_Y2_N11
\rec_spi_ports|bit_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(9),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(10));

-- Location: LCCOMB_X28_Y2_N6
\rec_spi_ports|process_1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~3_combout\ = (\rec_spi_ports|wr_add~q\ & \rec_spi_ports|bit_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|wr_add~q\,
	datad => \rec_spi_ports|bit_cnt\(10),
	combout => \rec_spi_ports|process_1~3_combout\);

-- Location: LCCOMB_X27_Y2_N0
\rec_spi_ports|bit_cnt[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[11]~feeder_combout\ = \rec_spi_ports|bit_cnt\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(10),
	combout => \rec_spi_ports|bit_cnt[11]~feeder_combout\);

-- Location: FF_X27_Y2_N1
\rec_spi_ports|bit_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[11]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(11));

-- Location: FF_X27_Y1_N15
\rec_spi_ports|bit_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(11),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(12));

-- Location: FF_X27_Y1_N25
\rec_spi_ports|bit_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(12),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(13));

-- Location: LCCOMB_X28_Y1_N18
\rec_spi_ports|bit_cnt[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[14]~feeder_combout\ = \rec_spi_ports|bit_cnt\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(13),
	combout => \rec_spi_ports|bit_cnt[14]~feeder_combout\);

-- Location: FF_X28_Y1_N19
\rec_spi_ports|bit_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[14]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(14));

-- Location: LCCOMB_X28_Y1_N24
\rec_spi_ports|bit_cnt[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[15]~feeder_combout\ = \rec_spi_ports|bit_cnt\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(14),
	combout => \rec_spi_ports|bit_cnt[15]~feeder_combout\);

-- Location: FF_X28_Y1_N25
\rec_spi_ports|bit_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[15]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(15));

-- Location: LCCOMB_X28_Y1_N22
\rec_spi_ports|bit_cnt[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[16]~feeder_combout\ = \rec_spi_ports|bit_cnt\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(15),
	combout => \rec_spi_ports|bit_cnt[16]~feeder_combout\);

-- Location: FF_X28_Y1_N23
\rec_spi_ports|bit_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[16]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(16));

-- Location: FF_X28_Y1_N13
\rec_spi_ports|bit_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(16),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(17));

-- Location: LCCOMB_X28_Y1_N10
\rec_spi_ports|bit_cnt[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[18]~feeder_combout\ = \rec_spi_ports|bit_cnt\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(17),
	combout => \rec_spi_ports|bit_cnt[18]~feeder_combout\);

-- Location: FF_X28_Y1_N11
\rec_spi_ports|bit_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[18]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(18));

-- Location: LCCOMB_X28_Y1_N16
\rec_spi_ports|bit_cnt[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[19]~feeder_combout\ = \rec_spi_ports|bit_cnt\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(18),
	combout => \rec_spi_ports|bit_cnt[19]~feeder_combout\);

-- Location: FF_X28_Y1_N17
\rec_spi_ports|bit_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[19]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(19));

-- Location: FF_X29_Y1_N15
\rec_spi_ports|bit_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(19),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(20));

-- Location: LCCOMB_X29_Y1_N30
\rec_spi_ports|bit_cnt[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[21]~feeder_combout\ = \rec_spi_ports|bit_cnt\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(20),
	combout => \rec_spi_ports|bit_cnt[21]~feeder_combout\);

-- Location: FF_X29_Y1_N31
\rec_spi_ports|bit_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[21]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(21));

-- Location: FF_X29_Y1_N11
\rec_spi_ports|bit_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(21),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(22));

-- Location: LCCOMB_X29_Y1_N20
\rec_spi_ports|bit_cnt[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[23]~feeder_combout\ = \rec_spi_ports|bit_cnt\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(22),
	combout => \rec_spi_ports|bit_cnt[23]~feeder_combout\);

-- Location: FF_X29_Y1_N21
\rec_spi_ports|bit_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[23]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(23));

-- Location: LCCOMB_X29_Y1_N12
\rec_spi_ports|bit_cnt[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[24]~feeder_combout\ = \rec_spi_ports|bit_cnt\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(23),
	combout => \rec_spi_ports|bit_cnt[24]~feeder_combout\);

-- Location: FF_X29_Y1_N13
\rec_spi_ports|bit_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[24]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(24));

-- Location: LCCOMB_X29_Y1_N8
\rec_spi_ports|bit_cnt[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[25]~feeder_combout\ = \rec_spi_ports|bit_cnt\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(24),
	combout => \rec_spi_ports|bit_cnt[25]~feeder_combout\);

-- Location: FF_X29_Y1_N9
\rec_spi_ports|bit_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[25]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(25));

-- Location: LCCOMB_X29_Y1_N2
\rec_spi_ports|bit_cnt[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[26]~feeder_combout\ = \rec_spi_ports|bit_cnt\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(25),
	combout => \rec_spi_ports|bit_cnt[26]~feeder_combout\);

-- Location: FF_X29_Y1_N3
\rec_spi_ports|bit_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[26]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(26));

-- Location: LCCOMB_X29_Y1_N26
\rec_spi_ports|bit_cnt[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[27]~feeder_combout\ = \rec_spi_ports|bit_cnt\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(26),
	combout => \rec_spi_ports|bit_cnt[27]~feeder_combout\);

-- Location: FF_X29_Y1_N27
\rec_spi_ports|bit_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[27]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(27));

-- Location: FF_X29_Y1_N5
\rec_spi_ports|bit_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(27),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(28));

-- Location: FF_X29_Y1_N25
\rec_spi_ports|bit_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(28),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(29));

-- Location: FF_X29_Y1_N1
\rec_spi_ports|bit_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(29),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(30));

-- Location: FF_X27_Y1_N19
\rec_spi_ports|bit_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(30),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(31));

-- Location: FF_X27_Y1_N1
\rec_spi_ports|bit_cnt[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(31),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(32));

-- Location: LCCOMB_X29_Y2_N6
\rec_spi_ports|rrdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~6_combout\ = (\rec_spi_ports|rrdy~2_combout\) # ((!\rec_spi_ports|wr_add~q\ & \rec_spi_ports|bit_cnt\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|bit_cnt\(32),
	datad => \rec_spi_ports|rrdy~2_combout\,
	combout => \rec_spi_ports|rrdy~6_combout\);

-- Location: LCCOMB_X29_Y2_N30
\rec_spi_ports|rrdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~3_combout\ = \rec_spi_ports|rrdy~1_combout\ $ (((\rec_spi_ports|process_1~3_combout\ & (\rec_mosi~input_o\)) # (!\rec_spi_ports|process_1~3_combout\ & ((\rec_spi_ports|rrdy~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|rrdy~1_combout\,
	datac => \rec_spi_ports|process_1~3_combout\,
	datad => \rec_spi_ports|rrdy~6_combout\,
	combout => \rec_spi_ports|rrdy~3_combout\);

-- Location: LCCOMB_X29_Y2_N22
\rec_spi_ports|rrdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~4_combout\,
	combout => \rec_spi_ports|rrdy~0_combout\);

-- Location: FF_X29_Y2_N31
\rec_spi_ports|rrdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rrdy~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_rrdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rrdy~_emulated_q\);

-- Location: LCCOMB_X29_Y2_N0
\rec_spi_ports|rrdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~2_combout\ = (!\rec_spi_ports|process_1~4_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|rrdy~1_combout\ $ (\rec_spi_ports|rrdy~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|rrdy~1_combout\,
	datac => \rec_spi_ports|rrdy~_emulated_q\,
	datad => \rec_spi_ports|process_1~4_combout\,
	combout => \rec_spi_ports|rrdy~2_combout\);

-- Location: LCCOMB_X29_Y2_N2
\rec_spi_ports|miso~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~0_combout\ = (!\rec_spi_ports|bit_cnt\(8) & (\rec_spi_ports|bit_cnt\(9) & \rec_spi_ports|rrdy~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(8),
	datab => \rec_spi_ports|bit_cnt\(9),
	datad => \rec_spi_ports|rrdy~2_combout\,
	combout => \rec_spi_ports|miso~0_combout\);

-- Location: LCCOMB_X28_Y2_N24
\rec_spi_ports|rd_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rd_add~0_combout\ = (\rec_spi_ports|bit_cnt\(2) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(2) & ((\rec_spi_ports|rd_add~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|rd_add~q\,
	datad => \rec_spi_ports|bit_cnt\(2),
	combout => \rec_spi_ports|rd_add~0_combout\);

-- Location: FF_X28_Y2_N25
\rec_spi_ports|rd_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rd_add~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rd_add~q\);

-- Location: IOIBUF_X37_Y0_N1
\rec_st_load_trdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_trdy,
	o => \rec_st_load_trdy~input_o\);

-- Location: LCCOMB_X27_Y2_N16
\rec_spi_ports|process_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~2_combout\ = (!\rec_st_load_trdy~input_o\ & \rec_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_st_load_trdy~input_o\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~2_combout\);

-- Location: LCCOMB_X27_Y2_N24
\rec_spi_ports|trdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~1_combout\ = (!\rec_spi_ports|process_1~2_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|trdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|process_1~2_combout\,
	datad => \rec_spi_ports|trdy~1_combout\,
	combout => \rec_spi_ports|trdy~1_combout\);

-- Location: LCCOMB_X27_Y2_N8
\rec_spi_ports|process_1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~1_combout\ = (\rec_spi_ports|wr_add~q\ & \rec_spi_ports|bit_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|wr_add~q\,
	datad => \rec_spi_ports|bit_cnt\(9),
	combout => \rec_spi_ports|process_1~1_combout\);

-- Location: LCCOMB_X27_Y2_N30
\rec_spi_ports|trdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~6_combout\ = (!\rec_spi_ports|process_1~1_combout\ & (\rec_spi_ports|trdy~2_combout\ & ((\rec_spi_ports|rd_add~q\) # (!\rec_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|process_1~1_combout\,
	datab => \rec_spi_ports|rd_add~q\,
	datac => \rec_spi_ports|trdy~2_combout\,
	datad => \rec_spi_ports|bit_cnt\(32),
	combout => \rec_spi_ports|trdy~6_combout\);

-- Location: LCCOMB_X27_Y2_N22
\rec_spi_ports|trdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~3_combout\ = \rec_spi_ports|trdy~1_combout\ $ (((\rec_spi_ports|trdy~6_combout\) # ((\rec_mosi~input_o\ & \rec_spi_ports|process_1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|trdy~1_combout\,
	datac => \rec_spi_ports|trdy~6_combout\,
	datad => \rec_spi_ports|process_1~1_combout\,
	combout => \rec_spi_ports|trdy~3_combout\);

-- Location: LCCOMB_X27_Y2_N12
\rec_spi_ports|trdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~2_combout\,
	combout => \rec_spi_ports|trdy~0_combout\);

-- Location: FF_X27_Y2_N23
\rec_spi_ports|trdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|trdy~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_trdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|trdy~_emulated_q\);

-- Location: LCCOMB_X27_Y2_N4
\rec_spi_ports|trdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~2_combout\ = (!\rec_spi_ports|process_1~2_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|trdy~1_combout\ $ (\rec_spi_ports|trdy~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|trdy~1_combout\,
	datab => \rec_spi_ports|trdy~_emulated_q\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~2_combout\,
	combout => \rec_spi_ports|trdy~2_combout\);

-- Location: IOIBUF_X26_Y0_N22
\rec_st_load_roe~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_roe,
	o => \rec_st_load_roe~input_o\);

-- Location: LCCOMB_X27_Y2_N20
\rec_spi_ports|process_1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~5_combout\ = (!\rec_st_load_roe~input_o\ & \rec_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_st_load_roe~input_o\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~5_combout\);

-- Location: LCCOMB_X27_Y2_N18
\rec_spi_ports|roe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~1_combout\ = (!\rec_spi_ports|process_1~5_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|roe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|process_1~5_combout\,
	datad => \rec_spi_ports|roe~1_combout\,
	combout => \rec_spi_ports|roe~1_combout\);

-- Location: LCCOMB_X27_Y2_N14
\rec_spi_ports|roe~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~6_combout\ = (\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|bit_cnt\(11))) # (!\rec_mosi~input_o\))) # (!\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|bit_cnt\(11),
	datac => \rec_spi_ports|wr_add~q\,
	datad => \rec_spi_ports|bit_cnt\(32),
	combout => \rec_spi_ports|roe~6_combout\);

-- Location: LCCOMB_X27_Y2_N28
\rec_spi_ports|roe~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~7_combout\ = (\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|roe~6_combout\ & ((\rec_spi_ports|bit_cnt\(11)) # (!\rec_spi_ports|roe~2_combout\)))) # (!\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|roe~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(11),
	datac => \rec_spi_ports|roe~6_combout\,
	datad => \rec_spi_ports|roe~2_combout\,
	combout => \rec_spi_ports|roe~7_combout\);

-- Location: LCCOMB_X26_Y2_N6
\rec_spi_ports|roe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~3_combout\ = \rec_spi_ports|roe~1_combout\ $ ((((!\rec_spi_ports|roe~6_combout\ & \rec_spi_ports|rrdy~2_combout\)) # (!\rec_spi_ports|roe~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|roe~1_combout\,
	datab => \rec_spi_ports|roe~6_combout\,
	datac => \rec_spi_ports|rrdy~2_combout\,
	datad => \rec_spi_ports|roe~7_combout\,
	combout => \rec_spi_ports|roe~3_combout\);

-- Location: LCCOMB_X26_Y2_N24
\rec_spi_ports|roe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~5_combout\,
	combout => \rec_spi_ports|roe~0_combout\);

-- Location: FF_X26_Y2_N7
\rec_spi_ports|roe~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|roe~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_roe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|roe~_emulated_q\);

-- Location: LCCOMB_X27_Y2_N2
\rec_spi_ports|roe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~2_combout\ = (!\rec_spi_ports|process_1~5_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|roe~1_combout\ $ (\rec_spi_ports|roe~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|roe~1_combout\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|roe~_emulated_q\,
	datad => \rec_spi_ports|process_1~5_combout\,
	combout => \rec_spi_ports|roe~2_combout\);

-- Location: LCCOMB_X27_Y2_N6
\rec_spi_ports|miso~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~1_combout\ = (\rec_spi_ports|bit_cnt\(8) & (((\rec_spi_ports|trdy~2_combout\)))) # (!\rec_spi_ports|bit_cnt\(8) & (!\rec_spi_ports|bit_cnt\(9) & ((\rec_spi_ports|roe~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(8),
	datab => \rec_spi_ports|bit_cnt\(9),
	datac => \rec_spi_ports|trdy~2_combout\,
	datad => \rec_spi_ports|roe~2_combout\,
	combout => \rec_spi_ports|miso~1_combout\);

-- Location: LCCOMB_X28_Y3_N14
\rec_spi_ports|ch_add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|ch_add2~0_combout\ = (\rec_spi_ports|bit_cnt\(4) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(4) & ((\rec_spi_ports|ch_add2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|ch_add2~q\,
	datad => \rec_spi_ports|bit_cnt\(4),
	combout => \rec_spi_ports|ch_add2~0_combout\);

-- Location: FF_X28_Y3_N15
\rec_spi_ports|ch_add2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|ch_add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|ch_add2~q\);

-- Location: IOIBUF_X41_Y15_N15
\fir_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fir_clk,
	o => \fir_clk~input_o\);

-- Location: CLKCTRL_G9
\fir_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fir_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fir_clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X14_Y0_N1
\i2s_lrclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_lrclk,
	o => \i2s_lrclk~input_o\);

-- Location: LCCOMB_X12_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0_combout\ = !\i2s_lrclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0_combout\);

-- Location: LCCOMB_X11_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X11_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X12_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X12_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\);

-- Location: LCCOMB_X12_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X12_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\);

-- Location: IOIBUF_X41_Y15_N1
\i2s_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_clk,
	o => \i2s_clk~input_o\);

-- Location: CLKCTRL_G7
\i2s_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i2s_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i2s_clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X3_Y0_N1
\i2s_adc_data~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_adc_data,
	o => \i2s_adc_data~input_o\);

-- Location: IOIBUF_X5_Y0_N29
\i2s_bclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_bclk,
	o => \i2s_bclk~input_o\);

-- Location: LCCOMB_X15_Y5_N30
\i2s_ports|zbclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|zbclk~feeder_combout\ = \i2s_bclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_bclk~input_o\,
	combout => \i2s_ports|zbclk~feeder_combout\);

-- Location: FF_X15_Y5_N31
\i2s_ports|zbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|zbclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zbclk~q\);

-- Location: LCCOMB_X15_Y5_N18
\i2s_ports|zzbclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|zzbclk~feeder_combout\ = \i2s_ports|zbclk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|zbclk~q\,
	combout => \i2s_ports|zzbclk~feeder_combout\);

-- Location: FF_X15_Y5_N19
\i2s_ports|zzbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|zzbclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zzbclk~q\);

-- Location: LCCOMB_X15_Y5_N20
\i2s_ports|zzzbclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|zzzbclk~feeder_combout\ = \i2s_ports|zzbclk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|zzbclk~q\,
	combout => \i2s_ports|zzzbclk~feeder_combout\);

-- Location: FF_X15_Y5_N21
\i2s_ports|zzzbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|zzzbclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zzzbclk~q\);

-- Location: LCCOMB_X15_Y5_N28
\i2s_ports|pos_edge~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|pos_edge~0_combout\ = (\i2s_ports|zzbclk~q\ & ((!\i2s_ports|zzzbclk~q\))) # (!\i2s_ports|zzbclk~q\ & (\i2s_ports|pos_edge~q\ & \i2s_ports|zzzbclk~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i2s_ports|zzbclk~q\,
	datac => \i2s_ports|pos_edge~q\,
	datad => \i2s_ports|zzzbclk~q\,
	combout => \i2s_ports|pos_edge~0_combout\);

-- Location: FF_X15_Y5_N29
\i2s_ports|pos_edge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|pos_edge~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|pos_edge~q\);

-- Location: LCCOMB_X15_Y5_N24
\i2s_ports|r_get_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_get_data~0_combout\ = (\i2s_lrclk~input_o\ & \i2s_ports|pos_edge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_lrclk~input_o\,
	datad => \i2s_ports|pos_edge~q\,
	combout => \i2s_ports|r_get_data~0_combout\);

-- Location: FF_X14_Y6_N31
\i2s_ports|r_sr_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	asdata => \i2s_adc_data~input_o\,
	sload => VCC,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(0));

-- Location: LCCOMB_X14_Y6_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\ = \i2s_ports|r_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X14_Y6_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X14_Y6_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\);

-- Location: FF_X14_Y6_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\);

-- Location: LCCOMB_X14_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X12_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\);

-- Location: FF_X12_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: LCCOMB_X12_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) 
-- $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\);

-- Location: FF_X12_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X12_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\);

-- Location: FF_X12_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X12_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\);

-- Location: FF_X12_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X12_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\);

-- Location: FF_X12_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X9_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\);

-- Location: FF_X9_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X9_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: FF_X9_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X9_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\);

-- Location: LCCOMB_X9_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\);

-- Location: FF_X9_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X9_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\);

-- Location: FF_X9_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X9_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ & VCC)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\) # (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\);

-- Location: FF_X9_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X9_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\);

-- Location: FF_X9_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X9_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\);

-- Location: LCCOMB_X9_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X9_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: LCCOMB_X9_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\ = \i2s_lrclk~input_o\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_lrclk~input_o\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\);

-- Location: FF_X9_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X9_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\i2s_lrclk~input_o\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0))))) # (!\i2s_lrclk~input_o\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0)))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_lrclk~input_o\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X9_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: LCCOMB_X9_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\);

-- Location: FF_X9_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: FF_X9_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X10_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\);

-- Location: FF_X10_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X11_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\);

-- Location: FF_X11_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X11_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\);

-- Location: LCCOMB_X10_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) $ 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\);

-- Location: FF_X10_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X10_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\);

-- Location: LCCOMB_X10_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\);

-- Location: FF_X10_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X10_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & 
-- ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\);

-- Location: FF_X10_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X10_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ & VCC)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\) # (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\);

-- Location: FF_X10_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X10_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\);

-- Location: FF_X10_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X10_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\);

-- Location: FF_X10_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X10_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\);

-- Location: FF_X11_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1));

-- Location: LCCOMB_X10_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\);

-- Location: FF_X10_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X11_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\);

-- Location: LCCOMB_X11_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\);

-- Location: FF_X11_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X11_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\);

-- Location: FF_X11_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2));

-- Location: LCCOMB_X10_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\);

-- Location: FF_X10_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X11_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\);

-- Location: FF_X11_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X10_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\);

-- Location: FF_X10_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X11_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) 
-- & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\);

-- Location: FF_X11_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X11_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\);

-- Location: FF_X11_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X11_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)) # 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2)) # (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\);

-- Location: LCCOMB_X10_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) $ 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\);

-- Location: FF_X10_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X10_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\);

-- Location: FF_X10_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X11_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\);

-- Location: FF_X11_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X14_Y6_N4
\i2s_ports|r_sr_in[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[1]~feeder_combout\ = \i2s_ports|r_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(0),
	combout => \i2s_ports|r_sr_in[1]~feeder_combout\);

-- Location: FF_X14_Y6_N5
\i2s_ports|r_sr_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[1]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(1));

-- Location: LCCOMB_X14_Y6_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\ = \i2s_ports|r_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\);

-- Location: FF_X14_Y6_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\);

-- Location: LCCOMB_X14_Y6_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\);

-- Location: FF_X14_Y6_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\);

-- Location: LCCOMB_X14_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X14_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\);

-- Location: LCCOMB_X14_Y6_N22
\i2s_ports|r_sr_in[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[2]~feeder_combout\ = \i2s_ports|r_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(1),
	combout => \i2s_ports|r_sr_in[2]~feeder_combout\);

-- Location: FF_X14_Y6_N23
\i2s_ports|r_sr_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[2]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(2));

-- Location: LCCOMB_X14_Y6_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\ = \i2s_ports|r_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\);

-- Location: FF_X14_Y6_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\);

-- Location: LCCOMB_X14_Y6_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X14_Y6_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\);

-- Location: LCCOMB_X14_Y6_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X14_Y6_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\);

-- Location: LCCOMB_X14_Y6_N8
\i2s_ports|r_sr_in[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[3]~feeder_combout\ = \i2s_ports|r_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(2),
	combout => \i2s_ports|r_sr_in[3]~feeder_combout\);

-- Location: FF_X14_Y6_N9
\i2s_ports|r_sr_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[3]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(3));

-- Location: LCCOMB_X14_Y6_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\ = \i2s_ports|r_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\);

-- Location: FF_X14_Y6_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\);

-- Location: LCCOMB_X14_Y6_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X14_Y6_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\);

-- Location: LCCOMB_X14_Y6_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X14_Y6_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\);

-- Location: LCCOMB_X11_Y5_N8
\i2s_ports|r_sr_in[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[4]~feeder_combout\ = \i2s_ports|r_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(3),
	combout => \i2s_ports|r_sr_in[4]~feeder_combout\);

-- Location: FF_X11_Y5_N9
\i2s_ports|r_sr_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[4]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(4));

-- Location: LCCOMB_X11_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\ = \i2s_ports|r_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(4),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\);

-- Location: FF_X11_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\);

-- Location: LCCOMB_X11_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X11_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\);

-- Location: FF_X12_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\);

-- Location: LCCOMB_X11_Y5_N22
\i2s_ports|r_sr_in[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[5]~feeder_combout\ = \i2s_ports|r_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(4),
	combout => \i2s_ports|r_sr_in[5]~feeder_combout\);

-- Location: FF_X11_Y5_N23
\i2s_ports|r_sr_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[5]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(5));

-- Location: LCCOMB_X11_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\ = \i2s_ports|r_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\);

-- Location: FF_X11_Y5_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\);

-- Location: LCCOMB_X11_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X11_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\);

-- Location: LCCOMB_X12_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X12_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\);

-- Location: LCCOMB_X11_Y5_N4
\i2s_ports|r_sr_in[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[6]~feeder_combout\ = \i2s_ports|r_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(5),
	combout => \i2s_ports|r_sr_in[6]~feeder_combout\);

-- Location: FF_X11_Y5_N5
\i2s_ports|r_sr_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[6]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(6));

-- Location: LCCOMB_X11_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\ = \i2s_ports|r_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\);

-- Location: FF_X11_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\);

-- Location: LCCOMB_X12_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X12_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\);

-- Location: LCCOMB_X12_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X12_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\);

-- Location: LCCOMB_X11_Y5_N14
\i2s_ports|r_sr_in[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[7]~feeder_combout\ = \i2s_ports|r_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(6),
	combout => \i2s_ports|r_sr_in[7]~feeder_combout\);

-- Location: FF_X11_Y5_N15
\i2s_ports|r_sr_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[7]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(7));

-- Location: LCCOMB_X11_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\ = \i2s_ports|r_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\);

-- Location: FF_X11_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\);

-- Location: LCCOMB_X11_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4feeder_combout\);

-- Location: FF_X11_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4\);

-- Location: LCCOMB_X12_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~_Duplicate_4\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X12_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\);

-- Location: LCCOMB_X12_Y5_N20
\i2s_ports|r_sr_in[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[8]~feeder_combout\ = \i2s_ports|r_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(7),
	combout => \i2s_ports|r_sr_in[8]~feeder_combout\);

-- Location: FF_X12_Y5_N21
\i2s_ports|r_sr_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[8]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(8));

-- Location: LCCOMB_X12_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\ = \i2s_ports|r_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(8),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\);

-- Location: FF_X12_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\);

-- Location: LCCOMB_X12_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5feeder_combout\);

-- Location: FF_X12_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5\);

-- Location: LCCOMB_X12_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~_Duplicate_5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X12_Y5_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\);

-- Location: LCCOMB_X12_Y5_N22
\i2s_ports|r_sr_in[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[9]~feeder_combout\ = \i2s_ports|r_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(8),
	combout => \i2s_ports|r_sr_in[9]~feeder_combout\);

-- Location: FF_X12_Y5_N23
\i2s_ports|r_sr_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[9]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(9));

-- Location: LCCOMB_X12_Y5_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\ = \i2s_ports|r_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(9),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\);

-- Location: FF_X12_Y5_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\);

-- Location: LCCOMB_X12_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6feeder_combout\);

-- Location: FF_X12_Y5_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6\);

-- Location: LCCOMB_X12_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~_Duplicate_6\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X12_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\);

-- Location: LCCOMB_X12_Y5_N4
\i2s_ports|r_sr_in[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[10]~feeder_combout\ = \i2s_ports|r_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(9),
	combout => \i2s_ports|r_sr_in[10]~feeder_combout\);

-- Location: FF_X12_Y5_N5
\i2s_ports|r_sr_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[10]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(10));

-- Location: LCCOMB_X12_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\ = \i2s_ports|r_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\);

-- Location: FF_X12_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\);

-- Location: LCCOMB_X12_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X12_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\);

-- Location: LCCOMB_X12_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X12_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\);

-- Location: LCCOMB_X12_Y5_N26
\i2s_ports|r_sr_in[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[11]~feeder_combout\ = \i2s_ports|r_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(10),
	combout => \i2s_ports|r_sr_in[11]~feeder_combout\);

-- Location: FF_X12_Y5_N27
\i2s_ports|r_sr_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[11]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(11));

-- Location: LCCOMB_X12_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\ = \i2s_ports|r_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\);

-- Location: FF_X12_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\);

-- Location: LCCOMB_X12_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7feeder_combout\);

-- Location: FF_X12_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7\);

-- Location: LCCOMB_X12_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\);

-- Location: FF_X12_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\);

-- Location: LCCOMB_X14_Y4_N8
\i2s_ports|r_sr_in[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[12]~feeder_combout\ = \i2s_ports|r_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(11),
	combout => \i2s_ports|r_sr_in[12]~feeder_combout\);

-- Location: FF_X14_Y4_N9
\i2s_ports|r_sr_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[12]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(12));

-- Location: LCCOMB_X14_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\ = \i2s_ports|r_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\);

-- Location: FF_X14_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\);

-- Location: LCCOMB_X14_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X14_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\);

-- Location: LCCOMB_X14_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\);

-- Location: FF_X14_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\);

-- Location: LCCOMB_X14_Y4_N30
\i2s_ports|r_sr_in[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[13]~feeder_combout\ = \i2s_ports|r_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(12),
	combout => \i2s_ports|r_sr_in[13]~feeder_combout\);

-- Location: FF_X14_Y4_N31
\i2s_ports|r_sr_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[13]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(13));

-- Location: LCCOMB_X14_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\ = \i2s_ports|r_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\);

-- Location: FF_X14_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\);

-- Location: LCCOMB_X14_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8feeder_combout\);

-- Location: FF_X14_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8\);

-- Location: LCCOMB_X14_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X14_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\);

-- Location: LCCOMB_X14_Y4_N4
\i2s_ports|r_sr_in[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[14]~feeder_combout\ = \i2s_ports|r_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(13),
	combout => \i2s_ports|r_sr_in[14]~feeder_combout\);

-- Location: FF_X14_Y4_N5
\i2s_ports|r_sr_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[14]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(14));

-- Location: LCCOMB_X14_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\ = \i2s_ports|r_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\);

-- Location: FF_X14_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\);

-- Location: LCCOMB_X14_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~feeder_combout\);

-- Location: FF_X14_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~q\);

-- Location: LCCOMB_X14_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X14_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\);

-- Location: LCCOMB_X16_Y4_N4
\i2s_ports|r_sr_in[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[15]~feeder_combout\ = \i2s_ports|r_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(14),
	combout => \i2s_ports|r_sr_in[15]~feeder_combout\);

-- Location: FF_X16_Y4_N5
\i2s_ports|r_sr_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[15]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(15));

-- Location: LCCOMB_X16_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\ = \i2s_ports|r_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\);

-- Location: FF_X16_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\);

-- Location: LCCOMB_X15_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X15_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\);

-- Location: LCCOMB_X14_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X14_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\);

-- Location: LCCOMB_X17_Y5_N4
\i2s_ports|r_sr_in[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[16]~feeder_combout\ = \i2s_ports|r_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(15),
	combout => \i2s_ports|r_sr_in[16]~feeder_combout\);

-- Location: FF_X17_Y5_N5
\i2s_ports|r_sr_in[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[16]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(16));

-- Location: LCCOMB_X17_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\ = \i2s_ports|r_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(16),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\);

-- Location: FF_X17_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\);

-- Location: LCCOMB_X17_Y6_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X17_Y6_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\);

-- Location: LCCOMB_X17_Y6_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X17_Y6_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\);

-- Location: LCCOMB_X17_Y5_N26
\i2s_ports|r_sr_in[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[17]~feeder_combout\ = \i2s_ports|r_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(16),
	combout => \i2s_ports|r_sr_in[17]~feeder_combout\);

-- Location: FF_X17_Y5_N27
\i2s_ports|r_sr_in[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[17]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(17));

-- Location: LCCOMB_X17_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\ = \i2s_ports|r_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(17),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\);

-- Location: FF_X17_Y5_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\);

-- Location: LCCOMB_X16_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X16_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\);

-- Location: LCCOMB_X16_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X16_Y5_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\);

-- Location: LCCOMB_X17_Y5_N8
\i2s_ports|r_sr_in[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[18]~feeder_combout\ = \i2s_ports|r_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(17),
	combout => \i2s_ports|r_sr_in[18]~feeder_combout\);

-- Location: FF_X17_Y5_N9
\i2s_ports|r_sr_in[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[18]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(18));

-- Location: LCCOMB_X17_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\ = \i2s_ports|r_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(18),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\);

-- Location: FF_X17_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\);

-- Location: LCCOMB_X17_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X17_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\);

-- Location: LCCOMB_X17_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X17_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\);

-- Location: LCCOMB_X17_Y5_N14
\i2s_ports|r_sr_in[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[19]~feeder_combout\ = \i2s_ports|r_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(18),
	combout => \i2s_ports|r_sr_in[19]~feeder_combout\);

-- Location: FF_X17_Y5_N15
\i2s_ports|r_sr_in[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[19]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(19));

-- Location: LCCOMB_X17_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\ = \i2s_ports|r_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(19),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\);

-- Location: FF_X17_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\);

-- Location: LCCOMB_X17_Y6_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X17_Y6_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\);

-- Location: LCCOMB_X16_Y6_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X16_Y6_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\);

-- Location: LCCOMB_X16_Y5_N4
\i2s_ports|r_sr_in[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[20]~feeder_combout\ = \i2s_ports|r_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(19),
	combout => \i2s_ports|r_sr_in[20]~feeder_combout\);

-- Location: FF_X16_Y5_N5
\i2s_ports|r_sr_in[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[20]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(20));

-- Location: LCCOMB_X16_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\ = \i2s_ports|r_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(20),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\);

-- Location: FF_X16_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\);

-- Location: LCCOMB_X16_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X16_Y5_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\);

-- Location: LCCOMB_X16_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\);

-- Location: LCCOMB_X16_Y5_N2
\i2s_ports|r_sr_in[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[21]~feeder_combout\ = \i2s_ports|r_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(20),
	combout => \i2s_ports|r_sr_in[21]~feeder_combout\);

-- Location: FF_X16_Y5_N3
\i2s_ports|r_sr_in[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[21]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(21));

-- Location: LCCOMB_X16_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\ = \i2s_ports|r_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(21),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\);

-- Location: FF_X16_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\);

-- Location: FF_X16_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~_Duplicate_1\);

-- Location: LCCOMB_X15_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~_Duplicate_1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~_Duplicate_1\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X15_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\);

-- Location: LCCOMB_X16_Y5_N16
\i2s_ports|r_sr_in[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[22]~feeder_combout\ = \i2s_ports|r_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(21),
	combout => \i2s_ports|r_sr_in[22]~feeder_combout\);

-- Location: FF_X16_Y5_N17
\i2s_ports|r_sr_in[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[22]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(22));

-- Location: LCCOMB_X16_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\ = \i2s_ports|r_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(22),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\);

-- Location: FF_X16_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\);

-- Location: LCCOMB_X16_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X16_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\);

-- Location: LCCOMB_X16_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X16_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\);

-- Location: LCCOMB_X16_Y5_N26
\i2s_ports|r_sr_in[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[23]~feeder_combout\ = \i2s_ports|r_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(22),
	combout => \i2s_ports|r_sr_in[23]~feeder_combout\);

-- Location: FF_X16_Y5_N27
\i2s_ports|r_sr_in[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[23]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(23));

-- Location: LCCOMB_X16_Y5_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\ = \i2s_ports|r_sr_in\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(23),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\);

-- Location: FF_X16_Y5_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\);

-- Location: LCCOMB_X16_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\);

-- Location: FF_X16_Y5_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\);

-- Location: LCCOMB_X16_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X16_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X10_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\);

-- Location: LCCOMB_X16_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X17_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ (VCC))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\);

-- Location: LCCOMB_X16_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\);

-- Location: FF_X17_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X17_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\);

-- Location: LCCOMB_X17_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\);

-- Location: FF_X17_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X17_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ $ (GND))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\);

-- Location: LCCOMB_X17_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\);

-- Location: FF_X17_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X17_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\);

-- Location: LCCOMB_X17_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) $ (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3)) # 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\);

-- Location: FF_X17_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X17_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: FF_X16_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X16_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) $ (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\);

-- Location: FF_X16_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: LCCOMB_X17_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\);

-- Location: LCCOMB_X17_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\) # ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\);

-- Location: LCCOMB_X17_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\);

-- Location: LCCOMB_X17_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\);

-- Location: LCCOMB_X17_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\);

-- Location: DSPMULT_X18_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: DSPMULT_X18_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\);

-- Location: FF_X21_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: LCCOMB_X21_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\);

-- Location: FF_X21_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: LCCOMB_X21_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\);

-- Location: FF_X21_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: LCCOMB_X21_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]~feeder_combout\);

-- Location: FF_X21_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X17_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X17_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: FF_X22_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: FF_X19_Y5_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: LCCOMB_X21_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\);

-- Location: FF_X21_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X21_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X21_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: LCCOMB_X21_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X21_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: FF_X21_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: LCCOMB_X19_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X19_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: LCCOMB_X21_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\);

-- Location: FF_X21_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: LCCOMB_X21_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\);

-- Location: FF_X21_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X21_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X21_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X21_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X21_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X21_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X21_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: LCCOMB_X21_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\);

-- Location: FF_X21_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X22_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\);

-- Location: FF_X22_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: LCCOMB_X22_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\);

-- Location: FF_X22_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: LCCOMB_X21_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\);

-- Location: FF_X21_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X21_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\);

-- Location: FF_X21_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: LCCOMB_X22_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X22_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X22_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X22_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X22_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X22_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X22_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X22_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X22_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X22_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X22_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X22_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X22_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X22_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X22_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X22_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X22_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X22_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X22_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X22_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X22_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X22_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X22_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X22_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X22_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X22_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X22_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X22_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X22_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: LCCOMB_X23_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\);

-- Location: FF_X23_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: LCCOMB_X22_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\);

-- Location: FF_X22_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: FF_X22_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X21_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X21_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X22_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X22_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: LCCOMB_X22_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\);

-- Location: FF_X22_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: LCCOMB_X22_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\);

-- Location: FF_X22_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: FF_X22_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X22_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X22_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: FF_X22_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: LCCOMB_X22_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\);

-- Location: FF_X22_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X22_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X22_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: LCCOMB_X22_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\);

-- Location: FF_X22_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: LCCOMB_X22_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\);

-- Location: FF_X22_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X22_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X22_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: LCCOMB_X22_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\);

-- Location: FF_X22_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: LCCOMB_X23_Y5_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\);

-- Location: FF_X23_Y5_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X22_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X22_Y5_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: LCCOMB_X22_Y5_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\);

-- Location: FF_X22_Y5_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: LCCOMB_X22_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\);

-- Location: FF_X22_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X22_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X22_Y5_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X19_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X19_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X22_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X22_Y5_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: LCCOMB_X22_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\);

-- Location: FF_X22_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: LCCOMB_X23_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\);

-- Location: FF_X23_Y5_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X22_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: LCCOMB_X23_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\);

-- Location: FF_X23_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: LCCOMB_X22_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\);

-- Location: FF_X22_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: LCCOMB_X23_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\);

-- Location: FF_X23_Y5_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: LCCOMB_X22_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\);

-- Location: FF_X22_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X22_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X22_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: LCCOMB_X22_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\);

-- Location: FF_X22_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: LCCOMB_X23_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\);

-- Location: FF_X23_Y5_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: LCCOMB_X22_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\);

-- Location: FF_X22_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X23_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X23_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X23_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\);

-- Location: LCCOMB_X16_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X16_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\);

-- Location: LCCOMB_X16_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X16_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\);

-- Location: LCCOMB_X16_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\);

-- Location: LCCOMB_X21_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X21_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X21_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\);

-- Location: LCCOMB_X21_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\);

-- Location: FF_X21_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X21_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\);

-- Location: FF_X21_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X21_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\) # (GND))))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: FF_X21_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X21_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: FF_X21_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X21_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: LCCOMB_X21_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\) # (GND))))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: FF_X21_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X21_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X21_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\) # ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: FF_X21_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X21_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\);

-- Location: FF_X21_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: LCCOMB_X21_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X21_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: FF_X23_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X23_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\);

-- Location: FF_X23_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X23_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\);

-- Location: FF_X23_Y5_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X23_Y5_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\);

-- Location: FF_X23_Y5_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X23_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\);

-- Location: FF_X23_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X23_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\);

-- Location: FF_X23_Y5_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X23_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\);

-- Location: FF_X23_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X23_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\);

-- Location: FF_X23_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X23_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\);

-- Location: FF_X23_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X23_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\);

-- Location: FF_X23_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X23_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\);

-- Location: FF_X23_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X23_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\);

-- Location: FF_X23_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X23_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\);

-- Location: FF_X23_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X23_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\);

-- Location: FF_X23_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X23_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\);

-- Location: FF_X23_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X23_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\);

-- Location: FF_X23_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X23_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\);

-- Location: FF_X23_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X23_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\);

-- Location: FF_X23_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X23_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\);

-- Location: FF_X23_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X23_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\);

-- Location: FF_X23_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X23_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\);

-- Location: FF_X23_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X23_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\);

-- Location: FF_X23_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X23_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\);

-- Location: FF_X23_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X23_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\);

-- Location: FF_X23_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X23_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\);

-- Location: FF_X23_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X23_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\);

-- Location: FF_X23_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X23_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\);

-- Location: FF_X23_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X23_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\);

-- Location: FF_X23_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X23_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\);

-- Location: FF_X23_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X23_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\);

-- Location: FF_X23_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X23_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\);

-- Location: FF_X23_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X23_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\);

-- Location: FF_X23_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X23_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\);

-- Location: FF_X23_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X23_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\);

-- Location: FF_X23_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X23_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\);

-- Location: FF_X23_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X23_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\);

-- Location: FF_X23_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X23_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\);

-- Location: FF_X23_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: FF_X27_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X15_Y4_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\ = \i2s_lrclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_lrclk~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X15_Y4_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X15_Y4_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X15_Y4_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\);

-- Location: LCCOMB_X15_Y4_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X15_Y4_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X15_Y6_N8
\i2s_ports|l_sr_in[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[0]~feeder_combout\ = \i2s_adc_data~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_adc_data~input_o\,
	combout => \i2s_ports|l_sr_in[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y5_N22
\i2s_ports|l_get_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_get_data~0_combout\ = (!\i2s_lrclk~input_o\ & \i2s_ports|pos_edge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_lrclk~input_o\,
	datad => \i2s_ports|pos_edge~q\,
	combout => \i2s_ports|l_get_data~0_combout\);

-- Location: FF_X15_Y6_N9
\i2s_ports|l_sr_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[0]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(0));

-- Location: LCCOMB_X15_Y6_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\ = \i2s_ports|l_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X15_Y6_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X14_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\);

-- Location: FF_X14_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\);

-- Location: LCCOMB_X14_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~_Duplicate_2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X12_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\);

-- Location: FF_X12_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: LCCOMB_X12_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) 
-- $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\);

-- Location: FF_X12_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X12_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\);

-- Location: FF_X12_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X12_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\);

-- Location: FF_X12_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X12_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\);

-- Location: FF_X12_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X7_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\);

-- Location: FF_X7_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X7_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ $ 
-- (((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: FF_X7_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X7_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\);

-- Location: LCCOMB_X7_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\);

-- Location: FF_X7_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X7_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\);

-- Location: FF_X7_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X7_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\) # (GND))))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\);

-- Location: FF_X7_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X7_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\);

-- Location: FF_X7_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X7_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\);

-- Location: LCCOMB_X7_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X7_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: LCCOMB_X7_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ = \i2s_lrclk~input_o\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_lrclk~input_o\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\);

-- Location: FF_X7_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X7_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\i2s_lrclk~input_o\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) 
-- & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0)))))) # (!\i2s_lrclk~input_o\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_lrclk~input_o\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X7_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: LCCOMB_X10_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\);

-- Location: FF_X10_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: LCCOMB_X10_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X10_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X10_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\);

-- Location: FF_X10_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X10_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\);

-- Location: FF_X10_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X9_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\);

-- Location: FF_X9_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X10_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\);

-- Location: LCCOMB_X9_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) $ 
-- (((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\);

-- Location: FF_X9_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X9_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\);

-- Location: LCCOMB_X9_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\);

-- Location: FF_X9_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X9_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & 
-- ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\);

-- Location: FF_X9_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X9_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ & VCC)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\) # (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\);

-- Location: FF_X9_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X9_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\);

-- Location: FF_X9_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X9_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\);

-- Location: FF_X9_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X10_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\);

-- Location: FF_X10_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1));

-- Location: LCCOMB_X10_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\);

-- Location: LCCOMB_X10_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\);

-- Location: FF_X10_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X9_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\);

-- Location: FF_X9_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X10_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\);

-- Location: FF_X10_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2));

-- Location: LCCOMB_X10_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\);

-- Location: FF_X10_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X9_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\);

-- Location: FF_X9_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X10_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ (((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) 
-- & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\);

-- Location: FF_X10_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X10_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\);

-- Location: FF_X10_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X9_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\);

-- Location: FF_X9_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X10_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2)) # 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)) # (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\);

-- Location: LCCOMB_X10_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\);

-- Location: FF_X10_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X10_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\);

-- Location: FF_X10_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X15_Y6_N26
\i2s_ports|l_sr_in[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[1]~feeder_combout\ = \i2s_ports|l_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(0),
	combout => \i2s_ports|l_sr_in[1]~feeder_combout\);

-- Location: FF_X15_Y6_N27
\i2s_ports|l_sr_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[1]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(1));

-- Location: LCCOMB_X15_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\ = \i2s_ports|l_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\);

-- Location: FF_X15_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\);

-- Location: LCCOMB_X15_Y6_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\);

-- Location: FF_X15_Y6_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\);

-- Location: LCCOMB_X14_Y5_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~_Duplicate_3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X14_Y5_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\);

-- Location: LCCOMB_X15_Y6_N4
\i2s_ports|l_sr_in[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[2]~feeder_combout\ = \i2s_ports|l_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(1),
	combout => \i2s_ports|l_sr_in[2]~feeder_combout\);

-- Location: FF_X15_Y6_N5
\i2s_ports|l_sr_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[2]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(2));

-- Location: LCCOMB_X15_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\ = \i2s_ports|l_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\);

-- Location: FF_X15_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\);

-- Location: LCCOMB_X15_Y6_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4feeder_combout\);

-- Location: FF_X15_Y6_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4\);

-- Location: LCCOMB_X12_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~_Duplicate_4\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X12_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\);

-- Location: LCCOMB_X15_Y6_N30
\i2s_ports|l_sr_in[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[3]~feeder_combout\ = \i2s_ports|l_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(2),
	combout => \i2s_ports|l_sr_in[3]~feeder_combout\);

-- Location: FF_X15_Y6_N31
\i2s_ports|l_sr_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[3]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(3));

-- Location: LCCOMB_X15_Y6_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\ = \i2s_ports|l_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\);

-- Location: FF_X15_Y6_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\);

-- Location: LCCOMB_X15_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5feeder_combout\);

-- Location: FF_X15_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5\);

-- Location: LCCOMB_X14_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~_Duplicate_5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X14_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\);

-- Location: LCCOMB_X10_Y5_N24
\i2s_ports|l_sr_in[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[4]~feeder_combout\ = \i2s_ports|l_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(3),
	combout => \i2s_ports|l_sr_in[4]~feeder_combout\);

-- Location: FF_X10_Y5_N25
\i2s_ports|l_sr_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[4]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(4));

-- Location: LCCOMB_X10_Y5_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\ = \i2s_ports|l_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(4),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\);

-- Location: FF_X10_Y5_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\);

-- Location: LCCOMB_X10_Y5_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X10_Y5_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\);

-- Location: LCCOMB_X10_Y5_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X10_Y5_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\);

-- Location: LCCOMB_X10_Y5_N26
\i2s_ports|l_sr_in[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[5]~feeder_combout\ = \i2s_ports|l_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(4),
	combout => \i2s_ports|l_sr_in[5]~feeder_combout\);

-- Location: FF_X10_Y5_N27
\i2s_ports|l_sr_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[5]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(5));

-- Location: LCCOMB_X10_Y5_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\ = \i2s_ports|l_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\);

-- Location: FF_X10_Y5_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\);

-- Location: LCCOMB_X11_Y5_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6feeder_combout\);

-- Location: FF_X11_Y5_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6\);

-- Location: LCCOMB_X15_Y4_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~_Duplicate_6\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X15_Y4_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\);

-- Location: LCCOMB_X14_Y5_N30
\i2s_ports|l_sr_in[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[6]~feeder_combout\ = \i2s_ports|l_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(5),
	combout => \i2s_ports|l_sr_in[6]~feeder_combout\);

-- Location: FF_X14_Y5_N31
\i2s_ports|l_sr_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[6]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(6));

-- Location: LCCOMB_X14_Y5_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\ = \i2s_ports|l_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\);

-- Location: FF_X14_Y5_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\);

-- Location: LCCOMB_X14_Y5_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X14_Y5_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\);

-- Location: LCCOMB_X14_Y5_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X14_Y5_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\);

-- Location: LCCOMB_X14_Y5_N24
\i2s_ports|l_sr_in[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[7]~feeder_combout\ = \i2s_ports|l_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(6),
	combout => \i2s_ports|l_sr_in[7]~feeder_combout\);

-- Location: FF_X14_Y5_N25
\i2s_ports|l_sr_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[7]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(7));

-- Location: LCCOMB_X14_Y5_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\ = \i2s_ports|l_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\);

-- Location: FF_X14_Y5_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\);

-- Location: LCCOMB_X14_Y5_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X14_Y5_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\);

-- Location: LCCOMB_X14_Y5_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X14_Y5_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\);

-- Location: LCCOMB_X14_Y5_N14
\i2s_ports|l_sr_in[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[8]~feeder_combout\ = \i2s_ports|l_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(7),
	combout => \i2s_ports|l_sr_in[8]~feeder_combout\);

-- Location: FF_X14_Y5_N15
\i2s_ports|l_sr_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[8]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(8));

-- Location: LCCOMB_X14_Y5_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\ = \i2s_ports|l_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\);

-- Location: FF_X14_Y5_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\);

-- Location: LCCOMB_X15_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X15_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\);

-- Location: LCCOMB_X15_Y6_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X15_Y6_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\);

-- Location: LCCOMB_X14_Y5_N8
\i2s_ports|l_sr_in[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[9]~feeder_combout\ = \i2s_ports|l_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(8),
	combout => \i2s_ports|l_sr_in[9]~feeder_combout\);

-- Location: FF_X14_Y5_N9
\i2s_ports|l_sr_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[9]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(9));

-- Location: LCCOMB_X14_Y5_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\ = \i2s_ports|l_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\);

-- Location: FF_X14_Y5_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\);

-- Location: LCCOMB_X14_Y5_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X14_Y5_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\);

-- Location: LCCOMB_X14_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X14_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\);

-- Location: LCCOMB_X15_Y8_N8
\i2s_ports|l_sr_in[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[10]~feeder_combout\ = \i2s_ports|l_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(9),
	combout => \i2s_ports|l_sr_in[10]~feeder_combout\);

-- Location: FF_X15_Y8_N9
\i2s_ports|l_sr_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[10]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(10));

-- Location: LCCOMB_X15_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\ = \i2s_ports|l_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\);

-- Location: FF_X15_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\);

-- Location: LCCOMB_X15_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7feeder_combout\);

-- Location: FF_X15_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7\);

-- Location: LCCOMB_X14_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~_Duplicate_7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X14_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\);

-- Location: LCCOMB_X15_Y8_N30
\i2s_ports|l_sr_in[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[11]~feeder_combout\ = \i2s_ports|l_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(10),
	combout => \i2s_ports|l_sr_in[11]~feeder_combout\);

-- Location: FF_X15_Y8_N31
\i2s_ports|l_sr_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[11]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(11));

-- Location: LCCOMB_X15_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\ = \i2s_ports|l_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\);

-- Location: FF_X15_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\);

-- Location: LCCOMB_X15_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8feeder_combout\);

-- Location: FF_X15_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8\);

-- Location: LCCOMB_X14_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~_Duplicate_8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\);

-- Location: FF_X14_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\);

-- Location: LCCOMB_X15_Y8_N4
\i2s_ports|l_sr_in[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[12]~feeder_combout\ = \i2s_ports|l_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(11),
	combout => \i2s_ports|l_sr_in[12]~feeder_combout\);

-- Location: FF_X15_Y8_N5
\i2s_ports|l_sr_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[12]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(12));

-- Location: LCCOMB_X15_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\ = \i2s_ports|l_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\);

-- Location: FF_X15_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\);

-- Location: LCCOMB_X15_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9feeder_combout\);

-- Location: FF_X15_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9\);

-- Location: LCCOMB_X14_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~_Duplicate_9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\);

-- Location: FF_X14_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\);

-- Location: LCCOMB_X15_Y8_N14
\i2s_ports|l_sr_in[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[13]~feeder_combout\ = \i2s_ports|l_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(12),
	combout => \i2s_ports|l_sr_in[13]~feeder_combout\);

-- Location: FF_X15_Y8_N15
\i2s_ports|l_sr_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[13]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(13));

-- Location: LCCOMB_X15_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\ = \i2s_ports|l_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\);

-- Location: FF_X15_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\);

-- Location: LCCOMB_X15_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10feeder_combout\);

-- Location: FF_X15_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10\);

-- Location: LCCOMB_X14_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~_Duplicate_10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X14_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\);

-- Location: LCCOMB_X14_Y8_N8
\i2s_ports|l_sr_in[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[14]~feeder_combout\ = \i2s_ports|l_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(13),
	combout => \i2s_ports|l_sr_in[14]~feeder_combout\);

-- Location: FF_X14_Y8_N9
\i2s_ports|l_sr_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[14]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(14));

-- Location: LCCOMB_X14_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\ = \i2s_ports|l_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\);

-- Location: FF_X14_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\);

-- Location: LCCOMB_X14_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11feeder_combout\);

-- Location: FF_X14_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11\);

-- Location: LCCOMB_X14_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X14_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\);

-- Location: LCCOMB_X14_Y8_N26
\i2s_ports|l_sr_in[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[15]~feeder_combout\ = \i2s_ports|l_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(14),
	combout => \i2s_ports|l_sr_in[15]~feeder_combout\);

-- Location: FF_X14_Y8_N27
\i2s_ports|l_sr_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[15]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(15));

-- Location: LCCOMB_X14_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\ = \i2s_ports|l_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\);

-- Location: FF_X14_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\);

-- Location: LCCOMB_X14_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12feeder_combout\);

-- Location: FF_X14_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12\);

-- Location: LCCOMB_X14_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~_Duplicate_12\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X14_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\);

-- Location: LCCOMB_X14_Y5_N26
\i2s_ports|l_sr_in[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[16]~feeder_combout\ = \i2s_ports|l_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(15),
	combout => \i2s_ports|l_sr_in[16]~feeder_combout\);

-- Location: FF_X14_Y5_N27
\i2s_ports|l_sr_in[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[16]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(16));

-- Location: LCCOMB_X14_Y5_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\ = \i2s_ports|l_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\);

-- Location: FF_X14_Y5_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\);

-- Location: LCCOMB_X15_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X15_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\);

-- Location: LCCOMB_X14_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X14_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\);

-- Location: LCCOMB_X16_Y8_N8
\i2s_ports|l_sr_in[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[17]~feeder_combout\ = \i2s_ports|l_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(16),
	combout => \i2s_ports|l_sr_in[17]~feeder_combout\);

-- Location: FF_X16_Y8_N9
\i2s_ports|l_sr_in[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[17]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(17));

-- Location: LCCOMB_X16_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\ = \i2s_ports|l_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(17),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\);

-- Location: FF_X16_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\);

-- Location: LCCOMB_X16_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X16_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\);

-- Location: LCCOMB_X16_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X16_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\);

-- Location: LCCOMB_X16_Y8_N30
\i2s_ports|l_sr_in[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[18]~feeder_combout\ = \i2s_ports|l_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(17),
	combout => \i2s_ports|l_sr_in[18]~feeder_combout\);

-- Location: FF_X16_Y8_N31
\i2s_ports|l_sr_in[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[18]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(18));

-- Location: LCCOMB_X16_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\ = \i2s_ports|l_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\);

-- Location: FF_X16_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\);

-- Location: LCCOMB_X16_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X16_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\);

-- Location: LCCOMB_X16_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X16_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\);

-- Location: LCCOMB_X16_Y8_N4
\i2s_ports|l_sr_in[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[19]~feeder_combout\ = \i2s_ports|l_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(18),
	combout => \i2s_ports|l_sr_in[19]~feeder_combout\);

-- Location: FF_X16_Y8_N5
\i2s_ports|l_sr_in[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[19]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(19));

-- Location: LCCOMB_X16_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\ = \i2s_ports|l_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(19),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\);

-- Location: FF_X16_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\);

-- Location: LCCOMB_X16_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X16_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\);

-- Location: LCCOMB_X16_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X16_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\);

-- Location: LCCOMB_X16_Y8_N26
\i2s_ports|l_sr_in[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[20]~feeder_combout\ = \i2s_ports|l_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(19),
	combout => \i2s_ports|l_sr_in[20]~feeder_combout\);

-- Location: FF_X16_Y8_N27
\i2s_ports|l_sr_in[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[20]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(20));

-- Location: LCCOMB_X16_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\ = \i2s_ports|l_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\);

-- Location: FF_X16_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\);

-- Location: LCCOMB_X16_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X16_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\);

-- Location: LCCOMB_X16_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X16_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\);

-- Location: LCCOMB_X15_Y8_N26
\i2s_ports|l_sr_in[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[21]~feeder_combout\ = \i2s_ports|l_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(20),
	combout => \i2s_ports|l_sr_in[21]~feeder_combout\);

-- Location: FF_X15_Y8_N27
\i2s_ports|l_sr_in[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[21]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(21));

-- Location: LCCOMB_X15_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\ = \i2s_ports|l_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\);

-- Location: FF_X15_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\);

-- Location: LCCOMB_X15_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X15_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\);

-- Location: LCCOMB_X14_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X14_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\);

-- Location: LCCOMB_X10_Y5_N8
\i2s_ports|l_sr_in[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[22]~feeder_combout\ = \i2s_ports|l_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(21),
	combout => \i2s_ports|l_sr_in[22]~feeder_combout\);

-- Location: FF_X10_Y5_N9
\i2s_ports|l_sr_in[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[22]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(22));

-- Location: LCCOMB_X10_Y5_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\ = \i2s_ports|l_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(22),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\);

-- Location: FF_X10_Y5_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\);

-- Location: LCCOMB_X10_Y5_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X10_Y5_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\);

-- Location: LCCOMB_X10_Y5_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X10_Y5_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\);

-- Location: LCCOMB_X10_Y5_N22
\i2s_ports|l_sr_in[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[23]~feeder_combout\ = \i2s_ports|l_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(22),
	combout => \i2s_ports|l_sr_in[23]~feeder_combout\);

-- Location: FF_X10_Y5_N23
\i2s_ports|l_sr_in[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[23]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(23));

-- Location: LCCOMB_X10_Y5_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\ = \i2s_ports|l_sr_in\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\);

-- Location: FF_X10_Y5_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\);

-- Location: LCCOMB_X14_Y4_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1feeder_combout\);

-- Location: FF_X14_Y4_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1\);

-- Location: LCCOMB_X14_Y4_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~_Duplicate_1\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X14_Y4_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X10_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\);

-- Location: FF_X10_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X17_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ (VCC))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\);

-- Location: LCCOMB_X17_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\);

-- Location: FF_X17_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X17_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\);

-- Location: LCCOMB_X17_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\);

-- Location: FF_X17_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X17_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ $ (GND))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\);

-- Location: LCCOMB_X17_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\);

-- Location: FF_X17_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X17_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\);

-- Location: LCCOMB_X17_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) $ (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3)) # (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\);

-- Location: FF_X17_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X17_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\);

-- Location: LCCOMB_X17_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: FF_X17_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X17_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\);

-- Location: FF_X17_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: LCCOMB_X17_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\);

-- Location: LCCOMB_X19_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\) # ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\);

-- Location: LCCOMB_X17_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\);

-- Location: LCCOMB_X17_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0))))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\);

-- Location: LCCOMB_X17_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\);

-- Location: DSPMULT_X18_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: DSPMULT_X18_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\);

-- Location: FF_X22_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: FF_X22_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: FF_X22_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: FF_X22_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X21_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X21_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: LCCOMB_X22_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\);

-- Location: FF_X22_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: LCCOMB_X22_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]~feeder_combout\);

-- Location: FF_X22_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: LCCOMB_X21_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\);

-- Location: FF_X21_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X22_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X22_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: LCCOMB_X22_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X22_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: LCCOMB_X22_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X22_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: FF_X19_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: LCCOMB_X22_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\);

-- Location: FF_X22_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: LCCOMB_X22_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\);

-- Location: FF_X22_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X22_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X22_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X22_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X22_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X22_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X22_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: FF_X19_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X21_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\);

-- Location: FF_X21_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: LCCOMB_X22_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\);

-- Location: FF_X22_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: LCCOMB_X22_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\);

-- Location: FF_X22_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: LCCOMB_X22_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X23_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X23_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X23_Y7_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X23_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X23_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X23_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X23_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X23_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X23_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X23_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X23_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X23_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X23_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X23_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X23_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X23_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X23_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X23_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X23_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X23_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X23_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X23_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X23_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X23_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X23_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X23_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X23_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X23_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X23_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: FF_X23_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: LCCOMB_X19_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\);

-- Location: FF_X19_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: LCCOMB_X23_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\);

-- Location: FF_X23_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X19_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X19_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X23_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X23_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: FF_X19_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: LCCOMB_X23_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\);

-- Location: FF_X23_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: LCCOMB_X19_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\);

-- Location: FF_X19_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X23_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X23_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: LCCOMB_X19_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\);

-- Location: FF_X19_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: LCCOMB_X23_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\);

-- Location: FF_X23_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X22_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X22_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: LCCOMB_X23_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\);

-- Location: FF_X23_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: LCCOMB_X19_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\);

-- Location: FF_X19_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X23_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X23_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: LCCOMB_X22_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\);

-- Location: FF_X22_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: LCCOMB_X23_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\);

-- Location: FF_X23_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X19_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X19_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: LCCOMB_X23_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\);

-- Location: FF_X23_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: FF_X19_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X24_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X24_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X19_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X19_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X24_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X24_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: LCCOMB_X19_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\);

-- Location: FF_X19_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: LCCOMB_X23_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\);

-- Location: FF_X23_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X19_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: LCCOMB_X24_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\);

-- Location: FF_X24_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: LCCOMB_X22_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\);

-- Location: FF_X22_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: LCCOMB_X24_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\);

-- Location: FF_X24_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: LCCOMB_X22_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\);

-- Location: FF_X22_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X23_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X23_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: FF_X19_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: LCCOMB_X24_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\);

-- Location: FF_X24_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: FF_X19_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X24_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X24_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X24_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\);

-- Location: LCCOMB_X22_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X22_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\);

-- Location: LCCOMB_X22_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X22_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\);

-- Location: LCCOMB_X22_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X22_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\);

-- Location: LCCOMB_X26_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X26_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X26_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\);

-- Location: LCCOMB_X26_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\);

-- Location: FF_X26_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X26_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\);

-- Location: FF_X26_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X26_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ & VCC)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\) # (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: FF_X26_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X26_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: FF_X26_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X26_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: LCCOMB_X26_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ & VCC)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\) # (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: FF_X26_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X26_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X26_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\) # ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: FF_X26_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X26_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\);

-- Location: FF_X26_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: FF_X26_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: FF_X24_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X24_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\);

-- Location: FF_X24_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X24_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\);

-- Location: FF_X24_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X24_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\);

-- Location: FF_X24_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X24_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\);

-- Location: FF_X24_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X24_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\);

-- Location: FF_X24_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X24_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\);

-- Location: FF_X24_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X24_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\);

-- Location: FF_X24_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X24_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\);

-- Location: FF_X24_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X24_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\);

-- Location: FF_X24_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X24_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\);

-- Location: FF_X24_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X24_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\);

-- Location: FF_X24_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X24_Y7_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\);

-- Location: FF_X24_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X24_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\);

-- Location: FF_X24_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X24_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\);

-- Location: FF_X24_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X24_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\);

-- Location: FF_X24_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X24_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\);

-- Location: FF_X24_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X24_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\);

-- Location: FF_X24_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X24_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\);

-- Location: FF_X24_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X24_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\);

-- Location: FF_X24_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X24_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\);

-- Location: FF_X24_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X24_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\);

-- Location: FF_X24_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X24_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\);

-- Location: FF_X24_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X24_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\);

-- Location: FF_X24_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X24_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\);

-- Location: FF_X24_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X24_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\);

-- Location: FF_X24_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X24_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\);

-- Location: FF_X24_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X24_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\);

-- Location: FF_X24_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X24_Y6_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\);

-- Location: FF_X24_Y6_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X24_Y6_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\);

-- Location: FF_X24_Y6_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X24_Y6_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\);

-- Location: FF_X24_Y6_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X24_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\);

-- Location: FF_X24_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X24_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\);

-- Location: FF_X24_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X24_Y6_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\);

-- Location: FF_X24_Y6_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X24_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\);

-- Location: FF_X24_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X24_Y6_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\);

-- Location: FF_X24_Y6_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X24_Y6_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\);

-- Location: FF_X24_Y6_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: LCCOMB_X27_Y4_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]~feeder_combout\);

-- Location: FF_X27_Y4_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X28_Y3_N4
\rec_spi_ports|ch_add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|ch_add1~0_combout\ = (\rec_spi_ports|bit_cnt\(3) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(3) & ((\rec_spi_ports|ch_add1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|ch_add1~q\,
	datad => \rec_spi_ports|bit_cnt\(3),
	combout => \rec_spi_ports|ch_add1~0_combout\);

-- Location: FF_X28_Y3_N5
\rec_spi_ports|ch_add1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|ch_add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|ch_add1~q\);

-- Location: FF_X40_Y15_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rrdy~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X14_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X14_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\);

-- Location: LCCOMB_X14_Y3_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y3_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X24_Y3_N16
\ecg_spi_ports|rx_buf[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[0]~7_combout\ = (\ecg_spi_ports|bit_cnt\(32) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(0)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(32) & (((\ecg_spi_ports|rx_buf\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(32),
	datac => \ecg_spi_ports|rx_buf\(0),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[0]~7_combout\);

-- Location: FF_X24_Y3_N17
\ecg_spi_ports|rx_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(0));

-- Location: LCCOMB_X40_Y15_N6
\ecg_spi_ports|process_1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~9_combout\ = (\ecg_ss_n~input_o\ & \ecg_rx_req~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_ss_n~input_o\,
	datad => \ecg_rx_req~input_o\,
	combout => \ecg_spi_ports|process_1~9_combout\);

-- Location: CLKCTRL_G6
\ecg_spi_ports|process_1~9clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ecg_spi_ports|process_1~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ecg_spi_ports|process_1~9clkctrl_outclk\);

-- Location: LCCOMB_X24_Y3_N12
\ecg_spi_ports|rx_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(0) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(0)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_data\(0),
	datac => \ecg_spi_ports|rx_buf\(0),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(0));

-- Location: FF_X24_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\);

-- Location: LCCOMB_X24_Y3_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X24_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~q\);

-- Location: LCCOMB_X17_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X17_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X14_Y3_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\);

-- Location: FF_X14_Y3_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: LCCOMB_X14_Y3_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\);

-- Location: FF_X14_Y3_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~5_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X14_Y3_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~6\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\);

-- Location: FF_X14_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~7_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X14_Y3_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~8\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\);

-- Location: FF_X14_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~9_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X14_Y3_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\);

-- Location: FF_X14_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~11_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X40_Y11_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\);

-- Location: FF_X40_Y11_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~feeder_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X40_Y11_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: FF_X40_Y11_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X40_Y11_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\);

-- Location: LCCOMB_X40_Y11_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\ & 
-- VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\);

-- Location: FF_X40_Y11_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X40_Y11_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\);

-- Location: FF_X40_Y11_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X40_Y11_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\) # (GND))))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\);

-- Location: FF_X40_Y11_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X40_Y11_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\);

-- Location: FF_X40_Y11_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X40_Y11_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\);

-- Location: LCCOMB_X40_Y11_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X40_Y11_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: LCCOMB_X40_Y15_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ (\ecg_spi_ports|rrdy~2_combout\ $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\);

-- Location: FF_X40_Y15_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X40_Y15_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\ecg_spi_ports|rrdy~2_combout\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (!\ecg_spi_ports|rrdy~2_combout\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\ecg_spi_ports|rrdy~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X40_Y15_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: LCCOMB_X40_Y11_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\);

-- Location: FF_X40_Y11_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: LCCOMB_X16_Y6_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X16_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\);

-- Location: FF_X16_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X16_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\);

-- Location: FF_X16_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X17_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\);

-- Location: FF_X17_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~5_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X16_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\);

-- Location: LCCOMB_X17_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\);

-- Location: FF_X17_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X17_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\);

-- Location: LCCOMB_X17_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\);

-- Location: FF_X17_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~7_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X17_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~8\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\);

-- Location: FF_X17_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~9_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X17_Y6_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\ & VCC)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\) # (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\);

-- Location: FF_X17_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~11_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X17_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~12\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\);

-- Location: FF_X17_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~13_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X17_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~14\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\);

-- Location: FF_X17_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~15_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X16_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\);

-- Location: FF_X16_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1));

-- Location: LCCOMB_X16_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\);

-- Location: LCCOMB_X16_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~5_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\);

-- Location: FF_X16_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X16_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\);

-- Location: FF_X16_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~0_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2));

-- Location: LCCOMB_X17_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~6\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\);

-- Location: FF_X17_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~7_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X16_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\);

-- Location: FF_X16_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X17_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~8\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\);

-- Location: FF_X17_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~9_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X16_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\);

-- Location: FF_X16_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add11~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X16_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\);

-- Location: FF_X16_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X16_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3)) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2)) # (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(2),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\);

-- Location: LCCOMB_X16_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\);

-- Location: FF_X16_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X17_Y6_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\);

-- Location: FF_X17_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~11_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X16_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\);

-- Location: FF_X16_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X24_Y3_N18
\ecg_spi_ports|rx_buf[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[1]~8_combout\ = (\ecg_spi_ports|bit_cnt\(31) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(1)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(31) & (((\ecg_spi_ports|rx_buf\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(31),
	datac => \ecg_spi_ports|rx_buf\(1),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[1]~8_combout\);

-- Location: FF_X24_Y3_N19
\ecg_spi_ports|rx_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(1));

-- Location: LCCOMB_X24_Y3_N30
\ecg_spi_ports|rx_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(1) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(1))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(1),
	datac => \ecg_spi_ports|rx_data\(1),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(1));

-- Location: FF_X24_Y3_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\);

-- Location: LCCOMB_X24_Y3_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][1]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X24_Y3_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~q\);

-- Location: LCCOMB_X16_Y3_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][1]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X16_Y3_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][1]~q\);

-- Location: LCCOMB_X24_Y3_N4
\ecg_spi_ports|rx_buf[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[2]~9_combout\ = (\ecg_spi_ports|bit_cnt\(30) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(2)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(30) & (((\ecg_spi_ports|rx_buf\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(30),
	datac => \ecg_spi_ports|rx_buf\(2),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[2]~9_combout\);

-- Location: FF_X24_Y3_N5
\ecg_spi_ports|rx_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(2));

-- Location: LCCOMB_X24_Y3_N8
\ecg_spi_ports|rx_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(2) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(2))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(2),
	datac => \ecg_spi_ports|rx_data\(2),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(2));

-- Location: FF_X24_Y3_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\);

-- Location: LCCOMB_X24_Y3_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X24_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\);

-- Location: LCCOMB_X24_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X24_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][2]~q\);

-- Location: LCCOMB_X24_Y3_N10
\ecg_spi_ports|rx_buf[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[3]~10_combout\ = (\ecg_spi_ports|bit_cnt\(29) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(3)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(29) & (((\ecg_spi_ports|rx_buf\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(29),
	datac => \ecg_spi_ports|rx_buf\(3),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[3]~10_combout\);

-- Location: FF_X24_Y3_N11
\ecg_spi_ports|rx_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(3));

-- Location: LCCOMB_X24_Y3_N14
\ecg_spi_ports|rx_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(3) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(3))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(3),
	datac => \ecg_spi_ports|rx_data\(3),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(3));

-- Location: FF_X24_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\);

-- Location: LCCOMB_X24_Y3_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X24_Y3_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\);

-- Location: LCCOMB_X24_Y3_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X24_Y3_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][3]~q\);

-- Location: LCCOMB_X31_Y3_N30
\ecg_spi_ports|rx_buf[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[4]~11_combout\ = (\ecg_spi_ports|bit_cnt\(28) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(4)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(28) & (((\ecg_spi_ports|rx_buf\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(28),
	datac => \ecg_spi_ports|rx_buf\(4),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[4]~11_combout\);

-- Location: FF_X31_Y3_N31
\ecg_spi_ports|rx_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(4));

-- Location: LCCOMB_X31_Y3_N14
\ecg_spi_ports|rx_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(4) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(4))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(4),
	datac => \ecg_spi_ports|rx_data\(4),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(4));

-- Location: FF_X31_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\);

-- Location: LCCOMB_X23_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][4]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X23_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\);

-- Location: LCCOMB_X16_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][4]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X16_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][4]~q\);

-- Location: LCCOMB_X26_Y1_N6
\ecg_spi_ports|rx_buf[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[5]~12_combout\ = (\ecg_spi_ports|bit_cnt\(27) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(5)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(27) & (((\ecg_spi_ports|rx_buf\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(27),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(5),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[5]~12_combout\);

-- Location: FF_X26_Y1_N7
\ecg_spi_ports|rx_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(5));

-- Location: LCCOMB_X26_Y1_N22
\ecg_spi_ports|rx_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(5) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(5)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_data\(5),
	datab => \ecg_spi_ports|rx_buf\(5),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(5));

-- Location: FF_X26_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\);

-- Location: LCCOMB_X24_Y4_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X24_Y4_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\);

-- Location: LCCOMB_X16_Y4_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X16_Y4_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][5]~q\);

-- Location: LCCOMB_X23_Y1_N28
\ecg_spi_ports|rx_buf[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[6]~13_combout\ = (\ecg_spi_ports|bit_cnt\(26) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(6)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(26) & (((\ecg_spi_ports|rx_buf\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(26),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(6),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[6]~13_combout\);

-- Location: FF_X23_Y1_N29
\ecg_spi_ports|rx_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(6));

-- Location: LCCOMB_X23_Y1_N8
\ecg_spi_ports|rx_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(6) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(6))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(6),
	datac => \ecg_spi_ports|rx_data\(6),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(6));

-- Location: FF_X23_Y1_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\);

-- Location: LCCOMB_X22_Y1_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X22_Y1_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\);

-- Location: LCCOMB_X14_Y3_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X14_Y3_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][6]~q\);

-- Location: LCCOMB_X23_Y1_N10
\ecg_spi_ports|rx_buf[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[7]~14_combout\ = (\ecg_spi_ports|bit_cnt\(25) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(7)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(25) & (((\ecg_spi_ports|rx_buf\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(25),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(7),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[7]~14_combout\);

-- Location: FF_X23_Y1_N11
\ecg_spi_ports|rx_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(7));

-- Location: LCCOMB_X23_Y1_N26
\ecg_spi_ports|rx_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(7) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(7)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_data\(7),
	datac => \ecg_spi_ports|rx_buf\(7),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(7));

-- Location: FF_X23_Y1_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\);

-- Location: LCCOMB_X16_Y3_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][7]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X16_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\);

-- Location: LCCOMB_X16_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][7]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X16_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][7]~q\);

-- Location: LCCOMB_X23_Y1_N4
\ecg_spi_ports|rx_buf[8]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[8]~15_combout\ = (\ecg_spi_ports|bit_cnt\(24) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(8)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(24) & (((\ecg_spi_ports|rx_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(24),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(8),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[8]~15_combout\);

-- Location: FF_X23_Y1_N5
\ecg_spi_ports|rx_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(8));

-- Location: LCCOMB_X23_Y1_N24
\ecg_spi_ports|rx_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(8) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(8)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(8),
	datac => \ecg_spi_ports|rx_buf\(8),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(8));

-- Location: FF_X23_Y1_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\);

-- Location: LCCOMB_X22_Y1_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][8]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X22_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\);

-- Location: LCCOMB_X21_Y1_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][8]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X21_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][8]~q\);

-- Location: LCCOMB_X26_Y1_N20
\ecg_spi_ports|rx_buf[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[9]~16_combout\ = (\ecg_spi_ports|bit_cnt\(23) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(9)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(23) & (((\ecg_spi_ports|rx_buf\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(23),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(9),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[9]~16_combout\);

-- Location: FF_X26_Y1_N21
\ecg_spi_ports|rx_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(9));

-- Location: LCCOMB_X26_Y1_N0
\ecg_spi_ports|rx_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(9) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(9))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(9),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datad => \ecg_spi_ports|rx_data\(9),
	combout => \ecg_spi_ports|rx_data\(9));

-- Location: FF_X26_Y1_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\);

-- Location: LCCOMB_X17_Y1_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][9]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X17_Y1_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\);

-- Location: LCCOMB_X14_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][9]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X14_Y3_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][9]~q\);

-- Location: LCCOMB_X26_Y1_N18
\ecg_spi_ports|rx_buf[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[10]~17_combout\ = (\ecg_spi_ports|bit_cnt\(22) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(10)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(22) & (((\ecg_spi_ports|rx_buf\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(22),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(10),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[10]~17_combout\);

-- Location: FF_X26_Y1_N19
\ecg_spi_ports|rx_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(10));

-- Location: LCCOMB_X26_Y1_N10
\ecg_spi_ports|rx_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(10) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(10))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datac => \ecg_spi_ports|rx_buf\(10),
	datad => \ecg_spi_ports|rx_data\(10),
	combout => \ecg_spi_ports|rx_data\(10));

-- Location: FF_X26_Y1_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\);

-- Location: LCCOMB_X14_Y1_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][10]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X14_Y1_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\);

-- Location: LCCOMB_X14_Y3_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][10]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X14_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][10]~q\);

-- Location: LCCOMB_X26_Y1_N24
\ecg_spi_ports|rx_buf[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[11]~18_combout\ = (\ecg_spi_ports|bit_cnt\(21) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(11)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(21) & (((\ecg_spi_ports|rx_buf\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(21),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(11),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[11]~18_combout\);

-- Location: FF_X26_Y1_N25
\ecg_spi_ports|rx_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(11));

-- Location: LCCOMB_X26_Y1_N12
\ecg_spi_ports|rx_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(11) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(11))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(11),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datad => \ecg_spi_ports|rx_data\(11),
	combout => \ecg_spi_ports|rx_data\(11));

-- Location: FF_X26_Y1_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\);

-- Location: FF_X26_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~q\);

-- Location: LCCOMB_X16_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][11]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\);

-- Location: FF_X16_Y3_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][11]~q\);

-- Location: LCCOMB_X23_Y1_N14
\ecg_spi_ports|rx_buf[12]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[12]~19_combout\ = (\ecg_spi_ports|bit_cnt\(20) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(12)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(20) & (((\ecg_spi_ports|rx_buf\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(20),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(12),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[12]~19_combout\);

-- Location: FF_X23_Y1_N15
\ecg_spi_ports|rx_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[12]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(12));

-- Location: LCCOMB_X23_Y1_N2
\ecg_spi_ports|rx_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(12) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(12)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(12),
	datac => \ecg_spi_ports|rx_buf\(12),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(12));

-- Location: FF_X23_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\);

-- Location: LCCOMB_X15_Y1_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][12]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X15_Y1_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\);

-- Location: LCCOMB_X14_Y1_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][12]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\);

-- Location: FF_X14_Y1_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][12]~q\);

-- Location: LCCOMB_X26_Y1_N14
\ecg_spi_ports|rx_buf[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[13]~20_combout\ = (\ecg_spi_ports|bit_cnt\(19) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(13)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(19) & (((\ecg_spi_ports|rx_buf\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(19),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(13),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[13]~20_combout\);

-- Location: FF_X26_Y1_N15
\ecg_spi_ports|rx_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(13));

-- Location: LCCOMB_X26_Y1_N2
\ecg_spi_ports|rx_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(13) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(13))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(13),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datad => \ecg_spi_ports|rx_data\(13),
	combout => \ecg_spi_ports|rx_data\(13));

-- Location: FF_X26_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\);

-- Location: LCCOMB_X16_Y1_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][13]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X16_Y1_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~q\);

-- Location: LCCOMB_X16_Y3_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][13]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X16_Y3_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][13]~q\);

-- Location: LCCOMB_X22_Y1_N28
\ecg_spi_ports|rx_buf[14]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[14]~21_combout\ = (\ecg_spi_ports|bit_cnt\(18) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(14)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(18) & (((\ecg_spi_ports|rx_buf\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(18),
	datac => \ecg_spi_ports|rx_buf\(14),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[14]~21_combout\);

-- Location: FF_X22_Y1_N29
\ecg_spi_ports|rx_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[14]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(14));

-- Location: LCCOMB_X22_Y1_N24
\ecg_spi_ports|rx_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(14) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(14)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(14),
	datac => \ecg_spi_ports|rx_buf\(14),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(14));

-- Location: FF_X22_Y1_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\);

-- Location: LCCOMB_X21_Y1_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][14]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2feeder_combout\);

-- Location: FF_X21_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2\);

-- Location: LCCOMB_X17_Y1_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][14]~_Duplicate_2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X17_Y1_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][14]~q\);

-- Location: LCCOMB_X22_Y1_N14
\ecg_spi_ports|rx_buf[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[15]~22_combout\ = (\ecg_spi_ports|bit_cnt\(17) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(15)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(17) & (((\ecg_spi_ports|rx_buf\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(17),
	datac => \ecg_spi_ports|rx_buf\(15),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[15]~22_combout\);

-- Location: FF_X22_Y1_N15
\ecg_spi_ports|rx_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(15));

-- Location: LCCOMB_X22_Y1_N4
\ecg_spi_ports|rx_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(15) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(15)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(15),
	datac => \ecg_spi_ports|rx_buf\(15),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(15));

-- Location: FF_X22_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\);

-- Location: LCCOMB_X15_Y3_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][15]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X15_Y3_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\);

-- Location: LCCOMB_X14_Y3_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][15]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X14_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][15]~q\);

-- Location: LCCOMB_X22_Y1_N26
\ecg_spi_ports|rx_buf[16]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[16]~23_combout\ = (\ecg_spi_ports|bit_cnt\(16) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(16)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(16) & (((\ecg_spi_ports|rx_buf\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(16),
	datac => \ecg_spi_ports|rx_buf\(16),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[16]~23_combout\);

-- Location: FF_X22_Y1_N27
\ecg_spi_ports|rx_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[16]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(16));

-- Location: LCCOMB_X22_Y1_N2
\ecg_spi_ports|rx_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(16) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(16)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(16),
	datac => \ecg_spi_ports|rx_buf\(16),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(16));

-- Location: FF_X22_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\);

-- Location: LCCOMB_X15_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][16]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X15_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\);

-- Location: LCCOMB_X14_Y3_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][16]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X14_Y3_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][16]~q\);

-- Location: LCCOMB_X39_Y13_N28
\ecg_spi_ports|rx_buf[17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[17]~0_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(17))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(15) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(15) & (\ecg_spi_ports|rx_buf\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(15),
	datac => \ecg_spi_ports|rx_buf\(17),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[17]~0_combout\);

-- Location: FF_X39_Y13_N29
\ecg_spi_ports|rx_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(17));

-- Location: LCCOMB_X39_Y13_N4
\ecg_spi_ports|rx_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(17) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(17))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(17),
	datac => \ecg_spi_ports|rx_data\(17),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(17));

-- Location: FF_X39_Y13_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\);

-- Location: LCCOMB_X39_Y13_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][17]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1feeder_combout\);

-- Location: FF_X39_Y13_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1\);

-- Location: LCCOMB_X39_Y13_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][17]~_Duplicate_1\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X39_Y13_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][17]~q\);

-- Location: LCCOMB_X39_Y13_N26
\ecg_spi_ports|rx_buf[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[18]~1_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(18))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(14) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(14) & (\ecg_spi_ports|rx_buf\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(14),
	datac => \ecg_spi_ports|rx_buf\(18),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[18]~1_combout\);

-- Location: FF_X39_Y13_N27
\ecg_spi_ports|rx_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(18));

-- Location: LCCOMB_X39_Y13_N14
\ecg_spi_ports|rx_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(18) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(18))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(18),
	datac => \ecg_spi_ports|rx_data\(18),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(18));

-- Location: FF_X39_Y13_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\);

-- Location: LCCOMB_X29_Y5_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][18]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X29_Y5_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\);

-- Location: LCCOMB_X24_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][18]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X24_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][18]~q\);

-- Location: LCCOMB_X39_Y13_N0
\ecg_spi_ports|rx_buf[19]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[19]~2_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(19))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(13) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(13) & (\ecg_spi_ports|rx_buf\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(13),
	datac => \ecg_spi_ports|rx_buf\(19),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[19]~2_combout\);

-- Location: FF_X39_Y13_N1
\ecg_spi_ports|rx_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(19));

-- Location: LCCOMB_X39_Y13_N12
\ecg_spi_ports|rx_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(19) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(19)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_data\(19),
	datab => \ecg_spi_ports|rx_buf\(19),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(19));

-- Location: FF_X39_Y13_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\);

-- Location: LCCOMB_X17_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][19]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X17_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\);

-- Location: LCCOMB_X17_Y3_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][19]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X17_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][19]~q\);

-- Location: LCCOMB_X39_Y13_N18
\ecg_spi_ports|rx_buf[20]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[20]~3_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(20))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(12) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(12) & (\ecg_spi_ports|rx_buf\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(12),
	datac => \ecg_spi_ports|rx_buf\(20),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[20]~3_combout\);

-- Location: FF_X39_Y13_N19
\ecg_spi_ports|rx_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(20));

-- Location: LCCOMB_X39_Y13_N22
\ecg_spi_ports|rx_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(20) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(20))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(20),
	datac => \ecg_spi_ports|rx_data\(20),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(20));

-- Location: FF_X39_Y13_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\);

-- Location: FF_X16_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\);

-- Location: LCCOMB_X16_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][20]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X16_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][20]~q\);

-- Location: LCCOMB_X26_Y4_N26
\ecg_spi_ports|rx_buf[21]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[21]~4_combout\ = (\ecg_spi_ports|bit_cnt\(11) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(21)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(11) & (((\ecg_spi_ports|rx_buf\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(11),
	datac => \ecg_spi_ports|rx_buf\(21),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[21]~4_combout\);

-- Location: FF_X26_Y4_N27
\ecg_spi_ports|rx_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(21));

-- Location: LCCOMB_X26_Y4_N4
\ecg_spi_ports|rx_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(21) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(21))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(21),
	datac => \ecg_spi_ports|rx_data\(21),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(21));

-- Location: FF_X26_Y4_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\);

-- Location: LCCOMB_X15_Y3_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][21]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X15_Y3_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\);

-- Location: LCCOMB_X14_Y3_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][21]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X14_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][21]~q\);

-- Location: LCCOMB_X31_Y3_N28
\ecg_spi_ports|rx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[22]~5_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(22))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(10) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(10) & ((\ecg_spi_ports|rx_buf\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|wr_add~q\,
	datac => \ecg_spi_ports|rx_buf\(22),
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|rx_buf[22]~5_combout\);

-- Location: FF_X31_Y3_N29
\ecg_spi_ports|rx_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[22]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(22));

-- Location: LCCOMB_X31_Y3_N8
\ecg_spi_ports|rx_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(22) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(22))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(22),
	datac => \ecg_spi_ports|rx_data\(22),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(22));

-- Location: FF_X31_Y3_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\);

-- Location: FF_X27_Y3_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\);

-- Location: FF_X27_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][22]~q\);

-- Location: LCCOMB_X26_Y1_N16
\ecg_spi_ports|rx_buf[23]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[23]~6_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(23))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(9) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(9) & ((\ecg_spi_ports|rx_buf\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(23),
	datad => \ecg_spi_ports|bit_cnt\(9),
	combout => \ecg_spi_ports|rx_buf[23]~6_combout\);

-- Location: FF_X26_Y1_N17
\ecg_spi_ports|rx_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(23));

-- Location: LCCOMB_X26_Y1_N8
\ecg_spi_ports|rx_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(23) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(23))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(23),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datad => \ecg_spi_ports|rx_data\(23),
	combout => \ecg_spi_ports|rx_data\(23));

-- Location: FF_X26_Y1_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \ecg_spi_ports|rx_data\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\);

-- Location: LCCOMB_X16_Y3_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[2][23]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\);

-- Location: FF_X16_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\);

-- Location: LCCOMB_X16_Y3_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[1][23]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X16_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_13|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X17_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\);

-- Location: LCCOMB_X17_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X17_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X19_Y2_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ 
-- (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\);

-- Location: LCCOMB_X20_Y2_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\);

-- Location: FF_X19_Y2_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~5_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X19_Y2_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]~6\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\);

-- Location: LCCOMB_X20_Y2_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\);

-- Location: FF_X19_Y2_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~7_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~0_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X19_Y2_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ $ 
-- (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]~8\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\);

-- Location: LCCOMB_X20_Y2_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\);

-- Location: FF_X19_Y2_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~1_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X19_Y2_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\);

-- Location: LCCOMB_X19_Y2_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) $ (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3)) # (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\);

-- Location: FF_X19_Y2_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add5~2_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X19_Y2_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y2_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: FF_X19_Y2_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X19_Y2_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\);

-- Location: FF_X19_Y2_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: LCCOMB_X19_Y2_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux8~0_combout\);

-- Location: LCCOMB_X19_Y2_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\);

-- Location: LCCOMB_X19_Y2_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\) # ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~0_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~1_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux7~2_combout\);

-- Location: LCCOMB_X19_Y2_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y2_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux5~0_combout\);

-- Location: LCCOMB_X19_Y2_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux4~0_combout\);

-- Location: LCCOMB_X19_Y2_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)) # (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y2_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) $ 
-- (((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Mux2~0_combout\);

-- Location: DSPMULT_X18_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y3_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\);

-- Location: FF_X19_Y3_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: DSPMULT_X18_Y1_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y1_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y1_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\);

-- Location: FF_X17_Y1_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: LCCOMB_X17_Y1_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\);

-- Location: FF_X17_Y1_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: LCCOMB_X19_Y1_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\);

-- Location: FF_X19_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: FF_X19_Y1_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X19_Y1_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X19_Y1_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: LCCOMB_X19_Y1_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\);

-- Location: FF_X19_Y1_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: FF_X17_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: FF_X19_Y1_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X19_Y1_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X19_Y1_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: LCCOMB_X19_Y1_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X19_Y1_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: LCCOMB_X19_Y1_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X19_Y1_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: LCCOMB_X19_Y1_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\);

-- Location: FF_X19_Y1_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: FF_X17_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: FF_X19_Y1_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X19_Y1_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X19_Y1_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X19_Y1_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X19_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X19_Y3_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\);

-- Location: FF_X19_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X19_Y1_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X19_Y1_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: LCCOMB_X20_Y1_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\);

-- Location: FF_X20_Y1_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: FF_X19_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: FF_X19_Y1_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X19_Y1_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\);

-- Location: FF_X19_Y1_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: LCCOMB_X20_Y1_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X20_Y1_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X20_Y1_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X20_Y1_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X20_Y1_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X20_Y1_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X20_Y1_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X20_Y1_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X20_Y1_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X20_Y1_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X20_Y1_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X20_Y1_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X20_Y1_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X20_Y1_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X20_Y1_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X20_Y1_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X20_Y1_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X20_Y1_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X20_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X20_Y1_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X20_Y1_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X20_Y1_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X20_Y1_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X20_Y1_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X20_Y1_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X20_Y1_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X20_Y1_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X20_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X20_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: FF_X20_Y1_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: FF_X19_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: LCCOMB_X19_Y3_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\);

-- Location: FF_X19_Y3_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X19_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X19_Y3_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X19_Y3_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X19_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: FF_X19_Y3_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: FF_X19_Y3_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: LCCOMB_X19_Y3_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\);

-- Location: FF_X19_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X19_Y3_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X19_Y3_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: LCCOMB_X19_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\);

-- Location: FF_X19_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: LCCOMB_X19_Y3_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\);

-- Location: FF_X19_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X19_Y3_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X19_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: LCCOMB_X19_Y3_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\);

-- Location: FF_X19_Y3_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: LCCOMB_X19_Y3_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\);

-- Location: FF_X19_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X19_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X19_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: LCCOMB_X19_Y4_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\);

-- Location: FF_X19_Y4_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: LCCOMB_X19_Y4_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\);

-- Location: FF_X19_Y4_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X19_Y4_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X19_Y4_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: LCCOMB_X19_Y4_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\);

-- Location: FF_X19_Y4_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: LCCOMB_X19_Y4_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\);

-- Location: FF_X19_Y4_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X20_Y4_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X20_Y4_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X19_Y4_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X19_Y4_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X20_Y4_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X20_Y4_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: FF_X19_Y4_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: LCCOMB_X19_Y4_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\);

-- Location: FF_X19_Y4_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X19_Y4_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: LCCOMB_X19_Y4_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\);

-- Location: FF_X19_Y4_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: FF_X19_Y4_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: LCCOMB_X20_Y4_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\);

-- Location: FF_X20_Y4_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: LCCOMB_X19_Y4_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\);

-- Location: FF_X19_Y4_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X20_Y4_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X20_Y4_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: FF_X19_Y4_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: LCCOMB_X20_Y4_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\);

-- Location: FF_X20_Y4_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: FF_X19_Y4_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X20_Y4_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X20_Y4_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X20_Y4_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\);

-- Location: LCCOMB_X19_Y5_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X19_Y5_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\);

-- Location: LCCOMB_X19_Y5_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X19_Y5_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\);

-- Location: FF_X19_Y5_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\);

-- Location: LCCOMB_X19_Y5_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X19_Y5_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X19_Y5_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\);

-- Location: LCCOMB_X19_Y5_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\);

-- Location: FF_X19_Y5_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~3_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X19_Y5_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~4\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\);

-- Location: FF_X19_Y5_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X19_Y5_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\) # (GND))))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: FF_X19_Y5_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X19_Y5_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: FF_X19_Y5_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X19_Y5_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\) # (GND))))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: FF_X19_Y5_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X19_Y5_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X19_Y5_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: LCCOMB_X19_Y5_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: FF_X19_Y5_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X19_Y5_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\);

-- Location: FF_X19_Y5_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: FF_X19_Y5_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_15|delay_signals[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: FF_X20_Y4_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~37_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X20_Y4_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~38\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\);

-- Location: FF_X20_Y4_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~39_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X20_Y4_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~40\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\);

-- Location: FF_X20_Y4_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~41_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X20_Y4_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~42\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\);

-- Location: FF_X20_Y4_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~43_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X20_Y4_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~44\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\);

-- Location: FF_X20_Y4_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~45_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X20_Y4_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~46\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\);

-- Location: FF_X20_Y4_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~47_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X20_Y4_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~48\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\);

-- Location: FF_X20_Y4_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~49_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X20_Y4_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~50\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\);

-- Location: FF_X20_Y4_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~51_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X20_Y4_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~52\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\);

-- Location: FF_X20_Y4_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~53_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X20_Y4_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~54\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\);

-- Location: FF_X20_Y4_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~55_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X20_Y3_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~56\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\);

-- Location: FF_X20_Y3_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~57_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X20_Y3_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~58\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\);

-- Location: FF_X20_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~59_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X20_Y3_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~60\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\);

-- Location: FF_X20_Y3_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~61_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X20_Y3_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~62\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\);

-- Location: FF_X20_Y3_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~63_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X20_Y3_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~64\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\);

-- Location: FF_X20_Y3_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~65_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X20_Y3_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~66\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\);

-- Location: FF_X20_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~67_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X20_Y3_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~68\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\);

-- Location: FF_X20_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~69_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X20_Y3_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~70\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\);

-- Location: FF_X20_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~71_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X20_Y3_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~72\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\);

-- Location: FF_X20_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~73_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X20_Y3_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~74\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\);

-- Location: FF_X20_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~75_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X20_Y3_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~76\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\);

-- Location: FF_X20_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~77_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X20_Y3_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~78\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\);

-- Location: FF_X20_Y3_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~79_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X20_Y3_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~80\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\);

-- Location: FF_X20_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~81_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X20_Y3_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~82\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\);

-- Location: FF_X20_Y3_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~83_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X20_Y3_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~84\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\);

-- Location: FF_X20_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~85_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X20_Y3_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~86\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\);

-- Location: FF_X20_Y3_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~87_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X20_Y2_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~88\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\);

-- Location: FF_X20_Y2_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~89_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X20_Y2_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~90\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\);

-- Location: FF_X20_Y2_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~91_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X20_Y2_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~92\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\);

-- Location: FF_X20_Y2_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~93_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X20_Y2_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~94\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\);

-- Location: FF_X20_Y2_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~95_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X20_Y2_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~96\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\);

-- Location: FF_X20_Y2_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~97_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X20_Y2_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~98\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\);

-- Location: FF_X20_Y2_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~99_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X20_Y2_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~100\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\);

-- Location: FF_X20_Y2_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~101_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X20_Y2_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~102\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\);

-- Location: FF_X20_Y2_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~103_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X20_Y2_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~104\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\);

-- Location: FF_X20_Y2_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~105_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X20_Y2_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~106\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\);

-- Location: FF_X20_Y2_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~107_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X20_Y2_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~108\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\);

-- Location: FF_X20_Y2_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~109_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: FF_X27_Y4_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X27_Y4_N28
\mux_ports|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux0~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23))) # (!\rec_spi_ports|ch_add1~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	datad => \rec_spi_ports|ch_add2~q\,
	combout => \mux_ports|Mux0~0_combout\);

-- Location: LCCOMB_X27_Y4_N18
\mux_ports|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux0~1_combout\ = (\mux_ports|Mux0~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	datad => \mux_ports|Mux0~0_combout\,
	combout => \mux_ports|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y4_N4
\rec_spi_ports|tx_buf[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~1_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux0~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[23]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[23]~1_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux0~1_combout\,
	combout => \rec_spi_ports|tx_buf[23]~1_combout\);

-- Location: FF_X30_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: FF_X29_Y3_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: LCCOMB_X29_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\);

-- Location: FF_X29_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: LCCOMB_X29_Y3_N14
\mux_ports|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux1~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	combout => \mux_ports|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y3_N6
\mux_ports|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux1~1_combout\ = (\mux_ports|Mux1~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	datad => \mux_ports|Mux1~0_combout\,
	combout => \mux_ports|Mux1~1_combout\);

-- Location: LCCOMB_X30_Y3_N26
\rec_spi_ports|tx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~5_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux1~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	datad => \mux_ports|Mux1~1_combout\,
	combout => \rec_spi_ports|tx_buf[22]~5_combout\);

-- Location: FF_X30_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: FF_X30_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: LCCOMB_X30_Y3_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]~feeder_combout\);

-- Location: FF_X30_Y3_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: LCCOMB_X30_Y3_N18
\mux_ports|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux2~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	combout => \mux_ports|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y3_N16
\mux_ports|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux2~1_combout\ = (\mux_ports|Mux2~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	datad => \mux_ports|Mux2~0_combout\,
	combout => \mux_ports|Mux2~1_combout\);

-- Location: LCCOMB_X30_Y3_N12
\rec_spi_ports|tx_buf[21]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~9_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux2~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[21]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[21]~9_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux2~1_combout\,
	combout => \rec_spi_ports|tx_buf[21]~9_combout\);

-- Location: FF_X30_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: FF_X30_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: LCCOMB_X30_Y3_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\);

-- Location: FF_X30_Y3_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: LCCOMB_X30_Y3_N10
\mux_ports|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux3~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	combout => \mux_ports|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y3_N28
\mux_ports|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux3~1_combout\ = (\mux_ports|Mux3~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	datad => \mux_ports|Mux3~0_combout\,
	combout => \mux_ports|Mux3~1_combout\);

-- Location: LCCOMB_X30_Y3_N14
\rec_spi_ports|tx_buf[20]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~13_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux3~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[20]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[20]~13_combout\,
	datad => \mux_ports|Mux3~1_combout\,
	combout => \rec_spi_ports|tx_buf[20]~13_combout\);

-- Location: FF_X27_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: FF_X27_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: LCCOMB_X27_Y3_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]~feeder_combout\);

-- Location: FF_X27_Y3_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: LCCOMB_X27_Y3_N24
\mux_ports|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux4~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	combout => \mux_ports|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y3_N20
\mux_ports|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux4~1_combout\ = (\mux_ports|Mux4~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	datad => \mux_ports|Mux4~0_combout\,
	combout => \mux_ports|Mux4~1_combout\);

-- Location: LCCOMB_X27_Y3_N22
\rec_spi_ports|tx_buf[19]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~17_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux4~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[19]~17_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux4~1_combout\,
	combout => \rec_spi_ports|tx_buf[19]~17_combout\);

-- Location: FF_X27_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: FF_X27_Y3_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: LCCOMB_X27_Y3_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]~feeder_combout\);

-- Location: FF_X27_Y3_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: LCCOMB_X27_Y3_N0
\mux_ports|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux5~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	combout => \mux_ports|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y3_N6
\mux_ports|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux5~1_combout\ = (\mux_ports|Mux5~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	datad => \mux_ports|Mux5~0_combout\,
	combout => \mux_ports|Mux5~1_combout\);

-- Location: LCCOMB_X27_Y3_N18
\rec_spi_ports|tx_buf[18]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~21_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux5~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[18]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[18]~21_combout\,
	datad => \mux_ports|Mux5~1_combout\,
	combout => \rec_spi_ports|tx_buf[18]~21_combout\);

-- Location: FF_X27_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: FF_X28_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: FF_X28_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: LCCOMB_X28_Y3_N16
\mux_ports|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux6~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	combout => \mux_ports|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y3_N10
\mux_ports|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux6~1_combout\ = (\mux_ports|Mux6~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	datad => \mux_ports|Mux6~0_combout\,
	combout => \mux_ports|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y3_N30
\rec_spi_ports|tx_buf[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~25_combout\ = (\rec_ss_n~input_o\ & (\mux_ports|Mux6~1_combout\)) # (!\rec_ss_n~input_o\ & ((\rec_spi_ports|tx_buf[17]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ports|Mux6~1_combout\,
	datab => \rec_spi_ports|tx_buf[17]~25_combout\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|tx_buf[17]~25_combout\);

-- Location: FF_X27_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: FF_X27_Y4_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: FF_X27_Y4_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: LCCOMB_X27_Y4_N2
\mux_ports|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux7~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	combout => \mux_ports|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y4_N0
\mux_ports|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux7~1_combout\ = (\mux_ports|Mux7~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	datad => \mux_ports|Mux7~0_combout\,
	combout => \mux_ports|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y4_N16
\rec_spi_ports|tx_buf[16]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~29_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux7~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[16]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[16]~29_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux7~1_combout\,
	combout => \rec_spi_ports|tx_buf[16]~29_combout\);

-- Location: FF_X27_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: FF_X27_Y4_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: LCCOMB_X27_Y4_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]~feeder_combout\);

-- Location: FF_X27_Y4_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: LCCOMB_X27_Y4_N20
\mux_ports|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux8~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	combout => \mux_ports|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y4_N30
\mux_ports|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux8~1_combout\ = (\mux_ports|Mux8~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	datad => \mux_ports|Mux8~0_combout\,
	combout => \mux_ports|Mux8~1_combout\);

-- Location: LCCOMB_X27_Y4_N22
\rec_spi_ports|tx_buf[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~33_combout\ = (\rec_ss_n~input_o\ & (\mux_ports|Mux8~1_combout\)) # (!\rec_ss_n~input_o\ & ((\rec_spi_ports|tx_buf[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \mux_ports|Mux8~1_combout\,
	datad => \rec_spi_ports|tx_buf[15]~33_combout\,
	combout => \rec_spi_ports|tx_buf[15]~33_combout\);

-- Location: FF_X27_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: FF_X28_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: LCCOMB_X28_Y3_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\);

-- Location: FF_X28_Y3_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: LCCOMB_X28_Y3_N24
\mux_ports|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux14~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	combout => \mux_ports|Mux14~0_combout\);

-- Location: LCCOMB_X27_Y5_N20
\mux_ports|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux14~1_combout\ = (\mux_ports|Mux14~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	datad => \mux_ports|Mux14~0_combout\,
	combout => \mux_ports|Mux14~1_combout\);

-- Location: LCCOMB_X27_Y5_N10
\rec_spi_ports|tx_buf[9]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~57_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux14~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[9]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[9]~57_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux14~1_combout\,
	combout => \rec_spi_ports|tx_buf[9]~57_combout\);

-- Location: FF_X29_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: FF_X29_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: LCCOMB_X29_Y3_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\);

-- Location: FF_X29_Y3_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: LCCOMB_X29_Y3_N16
\mux_ports|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux15~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	combout => \mux_ports|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y3_N18
\mux_ports|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux15~1_combout\ = (\mux_ports|Mux15~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	datad => \mux_ports|Mux15~0_combout\,
	combout => \mux_ports|Mux15~1_combout\);

-- Location: LCCOMB_X29_Y3_N4
\rec_spi_ports|tx_buf[8]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~61_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux15~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[8]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[8]~61_combout\,
	datad => \mux_ports|Mux15~1_combout\,
	combout => \rec_spi_ports|tx_buf[8]~61_combout\);

-- Location: FF_X29_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: FF_X29_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: LCCOMB_X29_Y3_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\);

-- Location: FF_X29_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: LCCOMB_X29_Y3_N24
\mux_ports|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux16~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	combout => \mux_ports|Mux16~0_combout\);

-- Location: LCCOMB_X29_Y3_N6
\mux_ports|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux16~1_combout\ = (\mux_ports|Mux16~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	datad => \mux_ports|Mux16~0_combout\,
	combout => \mux_ports|Mux16~1_combout\);

-- Location: LCCOMB_X29_Y3_N26
\rec_spi_ports|tx_buf[7]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~65_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux16~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[7]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[7]~65_combout\,
	datad => \mux_ports|Mux16~1_combout\,
	combout => \rec_spi_ports|tx_buf[7]~65_combout\);

-- Location: FF_X28_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: FF_X28_Y3_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: LCCOMB_X28_Y3_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\);

-- Location: FF_X28_Y3_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: LCCOMB_X28_Y3_N28
\mux_ports|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux17~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	combout => \mux_ports|Mux17~0_combout\);

-- Location: LCCOMB_X28_Y3_N22
\mux_ports|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux17~1_combout\ = (\mux_ports|Mux17~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	datad => \mux_ports|Mux17~0_combout\,
	combout => \mux_ports|Mux17~1_combout\);

-- Location: LCCOMB_X28_Y3_N30
\rec_spi_ports|tx_buf[6]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~69_combout\ = (\rec_ss_n~input_o\ & (\mux_ports|Mux17~1_combout\)) # (!\rec_ss_n~input_o\ & ((\rec_spi_ports|tx_buf[6]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ports|Mux17~1_combout\,
	datab => \rec_spi_ports|tx_buf[6]~69_combout\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|tx_buf[6]~69_combout\);

-- Location: FF_X28_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: FF_X28_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: LCCOMB_X28_Y3_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\);

-- Location: FF_X28_Y3_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: LCCOMB_X28_Y3_N2
\mux_ports|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux18~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	combout => \mux_ports|Mux18~0_combout\);

-- Location: LCCOMB_X28_Y3_N0
\mux_ports|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux18~1_combout\ = (\mux_ports|Mux18~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	datad => \mux_ports|Mux18~0_combout\,
	combout => \mux_ports|Mux18~1_combout\);

-- Location: LCCOMB_X28_Y3_N8
\rec_spi_ports|tx_buf[5]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~73_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux18~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[5]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \mux_ports|Mux18~1_combout\,
	combout => \rec_spi_ports|tx_buf[5]~73_combout\);

-- Location: FF_X28_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: FF_X28_Y4_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: LCCOMB_X28_Y4_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\);

-- Location: FF_X28_Y4_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: LCCOMB_X28_Y4_N2
\mux_ports|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux19~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	combout => \mux_ports|Mux19~0_combout\);

-- Location: LCCOMB_X28_Y4_N28
\mux_ports|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux19~1_combout\ = (\mux_ports|Mux19~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	datad => \mux_ports|Mux19~0_combout\,
	combout => \mux_ports|Mux19~1_combout\);

-- Location: LCCOMB_X28_Y4_N14
\rec_spi_ports|tx_buf[4]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~77_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux19~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[4]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[4]~77_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux19~1_combout\,
	combout => \rec_spi_ports|tx_buf[4]~77_combout\);

-- Location: FF_X28_Y6_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: FF_X27_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: LCCOMB_X27_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\);

-- Location: FF_X27_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: LCCOMB_X27_Y6_N14
\mux_ports|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux23~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	combout => \mux_ports|Mux23~0_combout\);

-- Location: LCCOMB_X28_Y6_N28
\mux_ports|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux23~1_combout\ = (\mux_ports|Mux23~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	datad => \mux_ports|Mux23~0_combout\,
	combout => \mux_ports|Mux23~1_combout\);

-- Location: LCCOMB_X28_Y6_N22
\rec_spi_ports|tx_buf[0]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~93_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux23~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[0]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[0]~93_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux23~1_combout\,
	combout => \rec_spi_ports|tx_buf[0]~93_combout\);

-- Location: LCCOMB_X28_Y4_N8
\rec_spi_ports|tx_buf[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~95_combout\ = \rec_spi_ports|tx_buf[0]~93_combout\ $ (\rec_spi_ports|tx_buf[23]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[0]~93_combout\,
	datad => \rec_spi_ports|tx_buf[23]~2_combout\,
	combout => \rec_spi_ports|tx_buf[0]~95_combout\);

-- Location: LCCOMB_X29_Y2_N10
\rec_spi_ports|process_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~6_combout\ = (!\rec_spi_ports|bit_cnt\(32) & (!\rec_spi_ports|bit_cnt\(7) & (!\rec_spi_ports|bit_cnt\(5) & !\rec_spi_ports|bit_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(32),
	datab => \rec_spi_ports|bit_cnt\(7),
	datac => \rec_spi_ports|bit_cnt\(5),
	datad => \rec_spi_ports|bit_cnt\(6),
	combout => \rec_spi_ports|process_1~6_combout\);

-- Location: LCCOMB_X29_Y2_N4
\rec_spi_ports|process_1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~7_combout\ = (\rec_spi_ports|bit_cnt\(1) & (!\rec_spi_ports|bit_cnt\(2) & (!\rec_spi_ports|bit_cnt\(4) & !\rec_spi_ports|bit_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(1),
	datab => \rec_spi_ports|bit_cnt\(2),
	datac => \rec_spi_ports|bit_cnt\(4),
	datad => \rec_spi_ports|bit_cnt\(3),
	combout => \rec_spi_ports|process_1~7_combout\);

-- Location: LCCOMB_X28_Y2_N0
\rec_spi_ports|process_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~8_combout\ = (!\rec_spi_ports|rd_add~q\ & (\rec_spi_ports|process_1~6_combout\ & \rec_spi_ports|process_1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rd_add~q\,
	datac => \rec_spi_ports|process_1~6_combout\,
	datad => \rec_spi_ports|process_1~7_combout\,
	combout => \rec_spi_ports|process_1~8_combout\);

-- Location: FF_X28_Y4_N9
\rec_spi_ports|tx_buf[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[0]~95_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[0]~_emulated_q\);

-- Location: LCCOMB_X28_Y6_N6
\rec_spi_ports|tx_buf[0]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~94_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux23~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[0]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[0]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[0]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[0]~93_combout\,
	datad => \mux_ports|Mux23~1_combout\,
	combout => \rec_spi_ports|tx_buf[0]~94_combout\);

-- Location: FF_X28_Y6_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: FF_X28_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: LCCOMB_X28_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\);

-- Location: FF_X28_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: LCCOMB_X28_Y6_N2
\mux_ports|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux22~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	combout => \mux_ports|Mux22~0_combout\);

-- Location: LCCOMB_X28_Y6_N24
\mux_ports|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux22~1_combout\ = (\mux_ports|Mux22~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	datad => \mux_ports|Mux22~0_combout\,
	combout => \mux_ports|Mux22~1_combout\);

-- Location: LCCOMB_X28_Y6_N4
\rec_spi_ports|tx_buf[1]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~89_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux22~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[1]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[1]~89_combout\,
	datad => \mux_ports|Mux22~1_combout\,
	combout => \rec_spi_ports|tx_buf[1]~89_combout\);

-- Location: LCCOMB_X28_Y6_N8
\rec_spi_ports|tx_buf[1]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~91_combout\ = \rec_spi_ports|tx_buf[0]~94_combout\ $ (\rec_spi_ports|tx_buf[1]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[0]~94_combout\,
	datab => \rec_spi_ports|tx_buf[1]~89_combout\,
	combout => \rec_spi_ports|tx_buf[1]~91_combout\);

-- Location: FF_X28_Y6_N9
\rec_spi_ports|tx_buf[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[1]~91_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[1]~_emulated_q\);

-- Location: LCCOMB_X28_Y6_N30
\rec_spi_ports|tx_buf[1]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~90_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux22~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[1]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[1]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[1]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[1]~89_combout\,
	datad => \mux_ports|Mux22~1_combout\,
	combout => \rec_spi_ports|tx_buf[1]~90_combout\);

-- Location: FF_X28_Y6_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: FF_X28_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: LCCOMB_X28_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\);

-- Location: FF_X28_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: LCCOMB_X28_Y6_N0
\mux_ports|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux21~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	combout => \mux_ports|Mux21~0_combout\);

-- Location: LCCOMB_X28_Y6_N18
\mux_ports|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux21~1_combout\ = (\mux_ports|Mux21~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	datad => \mux_ports|Mux21~0_combout\,
	combout => \mux_ports|Mux21~1_combout\);

-- Location: LCCOMB_X28_Y6_N26
\rec_spi_ports|tx_buf[2]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~85_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux21~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[2]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[2]~85_combout\,
	datad => \mux_ports|Mux21~1_combout\,
	combout => \rec_spi_ports|tx_buf[2]~85_combout\);

-- Location: LCCOMB_X28_Y6_N14
\rec_spi_ports|tx_buf[2]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~87_combout\ = \rec_spi_ports|tx_buf[1]~90_combout\ $ (\rec_spi_ports|tx_buf[2]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[1]~90_combout\,
	datac => \rec_spi_ports|tx_buf[2]~85_combout\,
	combout => \rec_spi_ports|tx_buf[2]~87_combout\);

-- Location: FF_X28_Y6_N15
\rec_spi_ports|tx_buf[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[2]~87_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[2]~_emulated_q\);

-- Location: LCCOMB_X28_Y6_N12
\rec_spi_ports|tx_buf[2]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~86_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux21~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[2]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[2]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[2]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[2]~85_combout\,
	datad => \mux_ports|Mux21~1_combout\,
	combout => \rec_spi_ports|tx_buf[2]~86_combout\);

-- Location: FF_X28_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: FF_X28_Y3_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: FF_X28_Y3_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: LCCOMB_X28_Y3_N20
\mux_ports|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux20~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	combout => \mux_ports|Mux20~0_combout\);

-- Location: LCCOMB_X28_Y3_N26
\mux_ports|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux20~1_combout\ = (\mux_ports|Mux20~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	datad => \mux_ports|Mux20~0_combout\,
	combout => \mux_ports|Mux20~1_combout\);

-- Location: LCCOMB_X28_Y3_N10
\rec_spi_ports|tx_buf[3]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~81_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux20~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[3]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[3]~81_combout\,
	datad => \mux_ports|Mux20~1_combout\,
	combout => \rec_spi_ports|tx_buf[3]~81_combout\);

-- Location: LCCOMB_X28_Y6_N20
\rec_spi_ports|tx_buf[3]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~83_combout\ = \rec_spi_ports|tx_buf[2]~86_combout\ $ (\rec_spi_ports|tx_buf[3]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[2]~86_combout\,
	datad => \rec_spi_ports|tx_buf[3]~81_combout\,
	combout => \rec_spi_ports|tx_buf[3]~83_combout\);

-- Location: FF_X28_Y6_N21
\rec_spi_ports|tx_buf[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[3]~83_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[3]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N6
\rec_spi_ports|tx_buf[3]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~82_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux20~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[3]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[3]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[3]~81_combout\,
	datad => \mux_ports|Mux20~1_combout\,
	combout => \rec_spi_ports|tx_buf[3]~82_combout\);

-- Location: LCCOMB_X28_Y4_N24
\rec_spi_ports|tx_buf[4]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~79_combout\ = \rec_spi_ports|tx_buf[4]~77_combout\ $ (\rec_spi_ports|tx_buf[3]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[4]~77_combout\,
	datad => \rec_spi_ports|tx_buf[3]~82_combout\,
	combout => \rec_spi_ports|tx_buf[4]~79_combout\);

-- Location: FF_X28_Y4_N25
\rec_spi_ports|tx_buf[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[4]~79_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[4]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N26
\rec_spi_ports|tx_buf[4]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~78_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux19~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[4]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[4]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[4]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[4]~77_combout\,
	datad => \mux_ports|Mux19~1_combout\,
	combout => \rec_spi_ports|tx_buf[4]~78_combout\);

-- Location: LCCOMB_X28_Y4_N0
\rec_spi_ports|tx_buf[5]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~75_combout\ = \rec_spi_ports|tx_buf[5]~73_combout\ $ (\rec_spi_ports|tx_buf[4]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \rec_spi_ports|tx_buf[4]~78_combout\,
	combout => \rec_spi_ports|tx_buf[5]~75_combout\);

-- Location: FF_X28_Y4_N1
\rec_spi_ports|tx_buf[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[5]~75_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[5]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N22
\rec_spi_ports|tx_buf[5]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~74_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux18~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[5]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[5]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[5]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \mux_ports|Mux18~1_combout\,
	combout => \rec_spi_ports|tx_buf[5]~74_combout\);

-- Location: LCCOMB_X28_Y4_N12
\rec_spi_ports|tx_buf[6]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~71_combout\ = \rec_spi_ports|tx_buf[6]~69_combout\ $ (\rec_spi_ports|tx_buf[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[6]~69_combout\,
	datad => \rec_spi_ports|tx_buf[5]~74_combout\,
	combout => \rec_spi_ports|tx_buf[6]~71_combout\);

-- Location: FF_X28_Y4_N13
\rec_spi_ports|tx_buf[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[6]~71_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[6]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N10
\rec_spi_ports|tx_buf[6]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~70_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux17~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[6]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[6]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[6]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[6]~69_combout\,
	datad => \mux_ports|Mux17~1_combout\,
	combout => \rec_spi_ports|tx_buf[6]~70_combout\);

-- Location: LCCOMB_X28_Y4_N18
\rec_spi_ports|tx_buf[7]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~67_combout\ = \rec_spi_ports|tx_buf[7]~65_combout\ $ (\rec_spi_ports|tx_buf[6]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[7]~65_combout\,
	datad => \rec_spi_ports|tx_buf[6]~70_combout\,
	combout => \rec_spi_ports|tx_buf[7]~67_combout\);

-- Location: FF_X28_Y4_N19
\rec_spi_ports|tx_buf[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[7]~67_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[7]~_emulated_q\);

-- Location: LCCOMB_X29_Y3_N20
\rec_spi_ports|tx_buf[7]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~66_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux16~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[7]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[7]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[7]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[7]~65_combout\,
	datad => \mux_ports|Mux16~1_combout\,
	combout => \rec_spi_ports|tx_buf[7]~66_combout\);

-- Location: LCCOMB_X29_Y3_N22
\rec_spi_ports|tx_buf[8]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~63_combout\ = \rec_spi_ports|tx_buf[8]~61_combout\ $ (\rec_spi_ports|tx_buf[7]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[8]~61_combout\,
	datac => \rec_spi_ports|tx_buf[7]~66_combout\,
	combout => \rec_spi_ports|tx_buf[8]~63_combout\);

-- Location: FF_X29_Y3_N23
\rec_spi_ports|tx_buf[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[8]~63_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[8]~_emulated_q\);

-- Location: LCCOMB_X29_Y3_N12
\rec_spi_ports|tx_buf[8]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~62_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux15~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[8]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[8]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[8]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[8]~61_combout\,
	datad => \mux_ports|Mux15~1_combout\,
	combout => \rec_spi_ports|tx_buf[8]~62_combout\);

-- Location: LCCOMB_X29_Y3_N8
\rec_spi_ports|tx_buf[9]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~59_combout\ = \rec_spi_ports|tx_buf[8]~62_combout\ $ (\rec_spi_ports|tx_buf[9]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[8]~62_combout\,
	datad => \rec_spi_ports|tx_buf[9]~57_combout\,
	combout => \rec_spi_ports|tx_buf[9]~59_combout\);

-- Location: FF_X29_Y3_N9
\rec_spi_ports|tx_buf[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[9]~59_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[9]~_emulated_q\);

-- Location: LCCOMB_X27_Y5_N26
\rec_spi_ports|tx_buf[9]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~58_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux14~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[9]~57_combout\ $ ((\rec_spi_ports|tx_buf[9]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[9]~57_combout\,
	datab => \rec_spi_ports|tx_buf[9]~_emulated_q\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux14~1_combout\,
	combout => \rec_spi_ports|tx_buf[9]~58_combout\);

-- Location: FF_X27_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: FF_X27_Y5_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: LCCOMB_X27_Y5_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]~feeder_combout\);

-- Location: FF_X27_Y5_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: LCCOMB_X27_Y5_N2
\mux_ports|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux13~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	combout => \mux_ports|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y5_N0
\mux_ports|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux13~1_combout\ = (\mux_ports|Mux13~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	datad => \mux_ports|Mux13~0_combout\,
	combout => \mux_ports|Mux13~1_combout\);

-- Location: LCCOMB_X27_Y5_N4
\rec_spi_ports|tx_buf[10]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~53_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux13~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[10]~53_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux13~1_combout\,
	combout => \rec_spi_ports|tx_buf[10]~53_combout\);

-- Location: LCCOMB_X27_Y5_N8
\rec_spi_ports|tx_buf[10]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~55_combout\ = \rec_spi_ports|tx_buf[9]~58_combout\ $ (\rec_spi_ports|tx_buf[10]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[9]~58_combout\,
	datac => \rec_spi_ports|tx_buf[10]~53_combout\,
	combout => \rec_spi_ports|tx_buf[10]~55_combout\);

-- Location: FF_X27_Y5_N9
\rec_spi_ports|tx_buf[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[10]~55_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[10]~_emulated_q\);

-- Location: LCCOMB_X27_Y5_N22
\rec_spi_ports|tx_buf[10]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~54_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux13~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[10]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[10]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[10]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[10]~53_combout\,
	datad => \mux_ports|Mux13~1_combout\,
	combout => \rec_spi_ports|tx_buf[10]~54_combout\);

-- Location: FF_X27_Y5_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: FF_X27_Y5_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: LCCOMB_X27_Y5_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]~feeder_combout\);

-- Location: FF_X27_Y5_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: LCCOMB_X27_Y5_N24
\mux_ports|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux12~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	combout => \mux_ports|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y5_N18
\mux_ports|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux12~1_combout\ = (\mux_ports|Mux12~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	datad => \mux_ports|Mux12~0_combout\,
	combout => \mux_ports|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y5_N14
\rec_spi_ports|tx_buf[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~49_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux12~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[11]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[11]~49_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux12~1_combout\,
	combout => \rec_spi_ports|tx_buf[11]~49_combout\);

-- Location: LCCOMB_X27_Y5_N30
\rec_spi_ports|tx_buf[11]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~51_combout\ = \rec_spi_ports|tx_buf[10]~54_combout\ $ (\rec_spi_ports|tx_buf[11]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[10]~54_combout\,
	datac => \rec_spi_ports|tx_buf[11]~49_combout\,
	combout => \rec_spi_ports|tx_buf[11]~51_combout\);

-- Location: FF_X27_Y5_N31
\rec_spi_ports|tx_buf[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[11]~51_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[11]~_emulated_q\);

-- Location: LCCOMB_X27_Y5_N12
\rec_spi_ports|tx_buf[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~50_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux12~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[11]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[11]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[11]~49_combout\,
	datad => \mux_ports|Mux12~1_combout\,
	combout => \rec_spi_ports|tx_buf[11]~50_combout\);

-- Location: FF_X26_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: FF_X26_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: LCCOMB_X26_Y3_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\);

-- Location: FF_X26_Y3_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: LCCOMB_X26_Y3_N2
\mux_ports|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux11~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	combout => \mux_ports|Mux11~0_combout\);

-- Location: LCCOMB_X26_Y3_N12
\mux_ports|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux11~1_combout\ = (\mux_ports|Mux11~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	datad => \mux_ports|Mux11~0_combout\,
	combout => \mux_ports|Mux11~1_combout\);

-- Location: LCCOMB_X26_Y3_N26
\rec_spi_ports|tx_buf[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~45_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux11~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[12]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[12]~45_combout\,
	datad => \mux_ports|Mux11~1_combout\,
	combout => \rec_spi_ports|tx_buf[12]~45_combout\);

-- Location: LCCOMB_X27_Y5_N16
\rec_spi_ports|tx_buf[12]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~47_combout\ = \rec_spi_ports|tx_buf[11]~50_combout\ $ (\rec_spi_ports|tx_buf[12]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[11]~50_combout\,
	datad => \rec_spi_ports|tx_buf[12]~45_combout\,
	combout => \rec_spi_ports|tx_buf[12]~47_combout\);

-- Location: FF_X27_Y5_N17
\rec_spi_ports|tx_buf[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[12]~47_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[12]~_emulated_q\);

-- Location: LCCOMB_X26_Y3_N30
\rec_spi_ports|tx_buf[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~46_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux11~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[12]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[12]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[12]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[12]~45_combout\,
	datad => \mux_ports|Mux11~1_combout\,
	combout => \rec_spi_ports|tx_buf[12]~46_combout\);

-- Location: FF_X26_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: FF_X26_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: FF_X26_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: LCCOMB_X26_Y3_N10
\mux_ports|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux10~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	combout => \mux_ports|Mux10~0_combout\);

-- Location: LCCOMB_X26_Y3_N16
\mux_ports|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux10~1_combout\ = (\mux_ports|Mux10~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	datad => \mux_ports|Mux10~0_combout\,
	combout => \mux_ports|Mux10~1_combout\);

-- Location: LCCOMB_X26_Y3_N28
\rec_spi_ports|tx_buf[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~41_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux10~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[13]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[13]~41_combout\,
	datad => \mux_ports|Mux10~1_combout\,
	combout => \rec_spi_ports|tx_buf[13]~41_combout\);

-- Location: LCCOMB_X26_Y3_N4
\rec_spi_ports|tx_buf[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~43_combout\ = \rec_spi_ports|tx_buf[12]~46_combout\ $ (\rec_spi_ports|tx_buf[13]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[12]~46_combout\,
	datad => \rec_spi_ports|tx_buf[13]~41_combout\,
	combout => \rec_spi_ports|tx_buf[13]~43_combout\);

-- Location: FF_X26_Y3_N5
\rec_spi_ports|tx_buf[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[13]~43_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[13]~_emulated_q\);

-- Location: LCCOMB_X26_Y3_N22
\rec_spi_ports|tx_buf[13]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~42_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux10~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[13]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[13]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[13]~41_combout\,
	datad => \mux_ports|Mux10~1_combout\,
	combout => \rec_spi_ports|tx_buf[13]~42_combout\);

-- Location: FF_X26_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: FF_X26_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: LCCOMB_X26_Y3_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\);

-- Location: FF_X26_Y3_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: LCCOMB_X26_Y3_N24
\mux_ports|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux9~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	combout => \mux_ports|Mux9~0_combout\);

-- Location: LCCOMB_X26_Y3_N6
\mux_ports|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux9~1_combout\ = (\mux_ports|Mux9~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	datad => \mux_ports|Mux9~0_combout\,
	combout => \mux_ports|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y3_N20
\rec_spi_ports|tx_buf[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~37_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux9~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[14]~37_combout\,
	datad => \mux_ports|Mux9~1_combout\,
	combout => \rec_spi_ports|tx_buf[14]~37_combout\);

-- Location: LCCOMB_X26_Y3_N14
\rec_spi_ports|tx_buf[14]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~39_combout\ = \rec_spi_ports|tx_buf[13]~42_combout\ $ (\rec_spi_ports|tx_buf[14]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[13]~42_combout\,
	datad => \rec_spi_ports|tx_buf[14]~37_combout\,
	combout => \rec_spi_ports|tx_buf[14]~39_combout\);

-- Location: FF_X26_Y3_N15
\rec_spi_ports|tx_buf[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[14]~39_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[14]~_emulated_q\);

-- Location: LCCOMB_X26_Y3_N8
\rec_spi_ports|tx_buf[14]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~38_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux9~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[14]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[14]~_emulated_q\,
	datab => \rec_spi_ports|tx_buf[14]~37_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux9~1_combout\,
	combout => \rec_spi_ports|tx_buf[14]~38_combout\);

-- Location: LCCOMB_X27_Y4_N26
\rec_spi_ports|tx_buf[15]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~35_combout\ = \rec_spi_ports|tx_buf[15]~33_combout\ $ (\rec_spi_ports|tx_buf[14]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[15]~33_combout\,
	datad => \rec_spi_ports|tx_buf[14]~38_combout\,
	combout => \rec_spi_ports|tx_buf[15]~35_combout\);

-- Location: FF_X27_Y4_N27
\rec_spi_ports|tx_buf[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[15]~35_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[15]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N8
\rec_spi_ports|tx_buf[15]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~34_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux8~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[15]~_emulated_q\ $ (((\rec_spi_ports|tx_buf[15]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[15]~_emulated_q\,
	datac => \mux_ports|Mux8~1_combout\,
	datad => \rec_spi_ports|tx_buf[15]~33_combout\,
	combout => \rec_spi_ports|tx_buf[15]~34_combout\);

-- Location: LCCOMB_X27_Y4_N24
\rec_spi_ports|tx_buf[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~31_combout\ = \rec_spi_ports|tx_buf[16]~29_combout\ $ (\rec_spi_ports|tx_buf[15]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[16]~29_combout\,
	datad => \rec_spi_ports|tx_buf[15]~34_combout\,
	combout => \rec_spi_ports|tx_buf[16]~31_combout\);

-- Location: FF_X27_Y4_N25
\rec_spi_ports|tx_buf[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[16]~31_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[16]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N14
\rec_spi_ports|tx_buf[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~30_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux7~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[16]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[16]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[16]~29_combout\,
	datad => \mux_ports|Mux7~1_combout\,
	combout => \rec_spi_ports|tx_buf[16]~30_combout\);

-- Location: LCCOMB_X28_Y4_N16
\rec_spi_ports|tx_buf[17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~27_combout\ = \rec_spi_ports|tx_buf[17]~25_combout\ $ (\rec_spi_ports|tx_buf[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[17]~25_combout\,
	datad => \rec_spi_ports|tx_buf[16]~30_combout\,
	combout => \rec_spi_ports|tx_buf[17]~27_combout\);

-- Location: FF_X28_Y4_N17
\rec_spi_ports|tx_buf[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[17]~27_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[17]~_emulated_q\);

-- Location: LCCOMB_X27_Y3_N28
\rec_spi_ports|tx_buf[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~26_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux6~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[17]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[17]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[17]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[17]~25_combout\,
	datad => \mux_ports|Mux6~1_combout\,
	combout => \rec_spi_ports|tx_buf[17]~26_combout\);

-- Location: LCCOMB_X27_Y3_N12
\rec_spi_ports|tx_buf[18]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~23_combout\ = \rec_spi_ports|tx_buf[18]~21_combout\ $ (\rec_spi_ports|tx_buf[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[18]~21_combout\,
	datad => \rec_spi_ports|tx_buf[17]~26_combout\,
	combout => \rec_spi_ports|tx_buf[18]~23_combout\);

-- Location: FF_X27_Y3_N13
\rec_spi_ports|tx_buf[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[18]~23_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[18]~_emulated_q\);

-- Location: LCCOMB_X27_Y3_N8
\rec_spi_ports|tx_buf[18]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~22_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux5~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[18]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[18]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[18]~_emulated_q\,
	datab => \rec_spi_ports|tx_buf[18]~21_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux5~1_combout\,
	combout => \rec_spi_ports|tx_buf[18]~22_combout\);

-- Location: LCCOMB_X27_Y3_N4
\rec_spi_ports|tx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~19_combout\ = \rec_spi_ports|tx_buf[19]~17_combout\ $ (\rec_spi_ports|tx_buf[18]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[19]~17_combout\,
	datad => \rec_spi_ports|tx_buf[18]~22_combout\,
	combout => \rec_spi_ports|tx_buf[19]~19_combout\);

-- Location: FF_X27_Y3_N5
\rec_spi_ports|tx_buf[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[19]~19_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[19]~_emulated_q\);

-- Location: LCCOMB_X27_Y3_N14
\rec_spi_ports|tx_buf[19]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~18_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux4~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[19]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[19]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[19]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[19]~17_combout\,
	datad => \mux_ports|Mux4~1_combout\,
	combout => \rec_spi_ports|tx_buf[19]~18_combout\);

-- Location: LCCOMB_X27_Y3_N26
\rec_spi_ports|tx_buf[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~15_combout\ = \rec_spi_ports|tx_buf[20]~13_combout\ $ (\rec_spi_ports|tx_buf[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[20]~13_combout\,
	datad => \rec_spi_ports|tx_buf[19]~18_combout\,
	combout => \rec_spi_ports|tx_buf[20]~15_combout\);

-- Location: FF_X27_Y3_N27
\rec_spi_ports|tx_buf[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[20]~15_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[20]~_emulated_q\);

-- Location: LCCOMB_X30_Y3_N2
\rec_spi_ports|tx_buf[20]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~14_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux3~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[20]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[20]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[20]~13_combout\,
	datad => \mux_ports|Mux3~1_combout\,
	combout => \rec_spi_ports|tx_buf[20]~14_combout\);

-- Location: LCCOMB_X30_Y3_N4
\rec_spi_ports|tx_buf[21]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~11_combout\ = \rec_spi_ports|tx_buf[20]~14_combout\ $ (\rec_spi_ports|tx_buf[21]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[20]~14_combout\,
	datad => \rec_spi_ports|tx_buf[21]~9_combout\,
	combout => \rec_spi_ports|tx_buf[21]~11_combout\);

-- Location: FF_X30_Y3_N5
\rec_spi_ports|tx_buf[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[21]~11_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[21]~_emulated_q\);

-- Location: LCCOMB_X30_Y3_N30
\rec_spi_ports|tx_buf[21]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~10_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux2~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[21]~9_combout\ $ ((\rec_spi_ports|tx_buf[21]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[21]~9_combout\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[21]~_emulated_q\,
	datad => \mux_ports|Mux2~1_combout\,
	combout => \rec_spi_ports|tx_buf[21]~10_combout\);

-- Location: LCCOMB_X30_Y3_N22
\rec_spi_ports|tx_buf[22]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~7_combout\ = \rec_spi_ports|tx_buf[22]~5_combout\ $ (\rec_spi_ports|tx_buf[21]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	datad => \rec_spi_ports|tx_buf[21]~10_combout\,
	combout => \rec_spi_ports|tx_buf[22]~7_combout\);

-- Location: FF_X30_Y3_N23
\rec_spi_ports|tx_buf[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[22]~7_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[22]~_emulated_q\);

-- Location: LCCOMB_X30_Y3_N8
\rec_spi_ports|tx_buf[22]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~6_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux1~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[22]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[22]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[22]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	datad => \mux_ports|Mux1~1_combout\,
	combout => \rec_spi_ports|tx_buf[22]~6_combout\);

-- Location: LCCOMB_X30_Y3_N0
\rec_spi_ports|tx_buf[23]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~3_combout\ = \rec_spi_ports|tx_buf[23]~1_combout\ $ (\rec_spi_ports|tx_buf[22]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[23]~1_combout\,
	datad => \rec_spi_ports|tx_buf[22]~6_combout\,
	combout => \rec_spi_ports|tx_buf[23]~3_combout\);

-- Location: FF_X30_Y3_N1
\rec_spi_ports|tx_buf[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[23]~3_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[23]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N12
\rec_spi_ports|tx_buf[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~2_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux0~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[23]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[23]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[23]~1_combout\,
	datad => \mux_ports|Mux0~1_combout\,
	combout => \rec_spi_ports|tx_buf[23]~2_combout\);

-- Location: LCCOMB_X28_Y2_N26
\rec_spi_ports|miso~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~2_combout\ = (\rec_spi_ports|rd_add~q\ & ((\rec_spi_ports|miso~0_combout\) # ((\rec_spi_ports|miso~1_combout\)))) # (!\rec_spi_ports|rd_add~q\ & (((\rec_spi_ports|tx_buf[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|miso~0_combout\,
	datab => \rec_spi_ports|rd_add~q\,
	datac => \rec_spi_ports|miso~1_combout\,
	datad => \rec_spi_ports|tx_buf[23]~2_combout\,
	combout => \rec_spi_ports|miso~2_combout\);

-- Location: LCCOMB_X28_Y2_N12
\rec_spi_ports|miso~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~3_combout\ = (\rec_spi_ports|bit_cnt\(8) & (!\rec_spi_ports|bit_cnt\(9) & !\rec_spi_ports|bit_cnt\(10))) # (!\rec_spi_ports|bit_cnt\(8) & (\rec_spi_ports|bit_cnt\(9) $ (\rec_spi_ports|bit_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|bit_cnt\(8),
	datac => \rec_spi_ports|bit_cnt\(9),
	datad => \rec_spi_ports|bit_cnt\(10),
	combout => \rec_spi_ports|miso~3_combout\);

-- Location: LCCOMB_X28_Y2_N18
\rec_spi_ports|miso~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~4_combout\ = (\rec_spi_ports|rd_add~q\ & (\rec_spi_ports|miso~3_combout\)) # (!\rec_spi_ports|rd_add~q\ & (((\rec_spi_ports|process_1~6_combout\ & \rec_spi_ports|process_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|miso~3_combout\,
	datab => \rec_spi_ports|rd_add~q\,
	datac => \rec_spi_ports|process_1~6_combout\,
	datad => \rec_spi_ports|process_1~7_combout\,
	combout => \rec_spi_ports|miso~4_combout\);

-- Location: FF_X28_Y2_N27
\rec_spi_ports|miso~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|miso~2_combout\,
	ena => \rec_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|miso~reg0_q\);

-- Location: LCCOMB_X28_Y2_N28
\rec_spi_ports|miso~enfeeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rec_spi_ports|miso~enfeeder_combout\);

-- Location: FF_X28_Y2_N29
\rec_spi_ports|miso~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|miso~enfeeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|miso~en_q\);

-- Location: LCCOMB_X20_Y2_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X20_Y2_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: LCCOMB_X20_Y2_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\);

-- Location: FF_X20_Y2_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X41_Y11_N1
\ecg_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_fir_ast_sink_error(0),
	o => \ecg_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X40_Y15_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\ecg_fir_ast_sink_error[0]~input_o\ & \ecg_spi_ports|rrdy~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_fir_ast_sink_error[0]~input_o\,
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X40_Y15_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: FF_X40_Y15_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: LCCOMB_X27_Y1_N4
\rec_spi_ports|rx_buf[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[0]~0_combout\ = (\rec_spi_ports|bit_cnt\(32) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(0))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(32) & (((\rec_spi_ports|rx_buf\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(32),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(0),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[0]~0_combout\);

-- Location: FF_X27_Y1_N5
\rec_spi_ports|rx_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(0));

-- Location: LCCOMB_X22_Y1_N20
\rec_spi_ports|process_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~0_combout\ = (\rec_rx_req~input_o\ & \rec_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_rx_req~input_o\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~0_combout\);

-- Location: CLKCTRL_G19
\rec_spi_ports|process_1~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rec_spi_ports|process_1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rec_spi_ports|process_1~0clkctrl_outclk\);

-- Location: LCCOMB_X27_Y1_N12
\rec_spi_ports|rx_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(0) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(0)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(0),
	datac => \rec_spi_ports|rx_buf\(0),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(0));

-- Location: LCCOMB_X27_Y1_N30
\rec_spi_ports|rx_buf[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[1]~1_combout\ = (\rec_spi_ports|bit_cnt\(31) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(1))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(31) & (((\rec_spi_ports|rx_buf\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(31),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(1),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[1]~1_combout\);

-- Location: FF_X27_Y1_N31
\rec_spi_ports|rx_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(1));

-- Location: LCCOMB_X26_Y1_N4
\rec_spi_ports|rx_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(1) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(1)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(1),
	datac => \rec_spi_ports|rx_buf\(1),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(1));

-- Location: LCCOMB_X27_Y1_N20
\rec_spi_ports|rx_buf[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[2]~2_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(2))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(30) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(30) & (\rec_spi_ports|rx_buf\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(30),
	datac => \rec_spi_ports|rx_buf\(2),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[2]~2_combout\);

-- Location: FF_X27_Y1_N21
\rec_spi_ports|rx_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(2));

-- Location: LCCOMB_X26_Y1_N30
\rec_spi_ports|rx_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(2) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(2))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(2),
	datac => \rec_spi_ports|rx_data\(2),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(2));

-- Location: LCCOMB_X29_Y4_N22
\rec_spi_ports|rx_buf[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[3]~3_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(3))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(29) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(29) & ((\rec_spi_ports|rx_buf\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(3),
	datad => \rec_spi_ports|bit_cnt\(29),
	combout => \rec_spi_ports|rx_buf[3]~3_combout\);

-- Location: FF_X29_Y4_N23
\rec_spi_ports|rx_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(3));

-- Location: LCCOMB_X29_Y4_N24
\rec_spi_ports|rx_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(3) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(3)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(3),
	datac => \rec_spi_ports|rx_buf\(3),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(3));

-- Location: LCCOMB_X29_Y4_N12
\rec_spi_ports|rx_buf[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[4]~4_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(4))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(28) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(28) & ((\rec_spi_ports|rx_buf\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(4),
	datad => \rec_spi_ports|bit_cnt\(28),
	combout => \rec_spi_ports|rx_buf[4]~4_combout\);

-- Location: FF_X29_Y4_N13
\rec_spi_ports|rx_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(4));

-- Location: LCCOMB_X29_Y4_N26
\rec_spi_ports|rx_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(4) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(4)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(4),
	datac => \rec_spi_ports|rx_buf\(4),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(4));

-- Location: LCCOMB_X29_Y4_N18
\rec_spi_ports|rx_buf[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[5]~5_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(5))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(27) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(27) & ((\rec_spi_ports|rx_buf\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(5),
	datad => \rec_spi_ports|bit_cnt\(27),
	combout => \rec_spi_ports|rx_buf[5]~5_combout\);

-- Location: FF_X29_Y4_N19
\rec_spi_ports|rx_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(5));

-- Location: LCCOMB_X29_Y4_N8
\rec_spi_ports|rx_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(5) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(5)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(5),
	datac => \rec_spi_ports|rx_buf\(5),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(5));

-- Location: LCCOMB_X29_Y4_N4
\rec_spi_ports|rx_buf[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[6]~6_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(6))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(26) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(26) & ((\rec_spi_ports|rx_buf\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(6),
	datad => \rec_spi_ports|bit_cnt\(26),
	combout => \rec_spi_ports|rx_buf[6]~6_combout\);

-- Location: FF_X29_Y4_N5
\rec_spi_ports|rx_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(6));

-- Location: LCCOMB_X29_Y4_N30
\rec_spi_ports|rx_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(6) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(6))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(6),
	datac => \rec_spi_ports|rx_data\(6),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(6));

-- Location: LCCOMB_X29_Y4_N14
\rec_spi_ports|rx_buf[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[7]~7_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(7))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(25) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(25) & ((\rec_spi_ports|rx_buf\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(7),
	datad => \rec_spi_ports|bit_cnt\(25),
	combout => \rec_spi_ports|rx_buf[7]~7_combout\);

-- Location: FF_X29_Y4_N15
\rec_spi_ports|rx_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(7));

-- Location: LCCOMB_X29_Y4_N28
\rec_spi_ports|rx_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(7) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(7)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(7),
	datac => \rec_spi_ports|rx_buf\(7),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(7));

-- Location: LCCOMB_X29_Y1_N16
\rec_spi_ports|rx_buf[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[8]~8_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(8))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(24) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(24) & ((\rec_spi_ports|rx_buf\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|rx_buf\(8),
	datad => \rec_spi_ports|bit_cnt\(24),
	combout => \rec_spi_ports|rx_buf[8]~8_combout\);

-- Location: FF_X29_Y1_N17
\rec_spi_ports|rx_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(8));

-- Location: LCCOMB_X29_Y1_N22
\rec_spi_ports|rx_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(8) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(8)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(8),
	datac => \rec_spi_ports|rx_buf\(8),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(8));

-- Location: LCCOMB_X28_Y1_N28
\rec_spi_ports|rx_buf[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[9]~9_combout\ = (\rec_spi_ports|bit_cnt\(23) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(9))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(23) & (((\rec_spi_ports|rx_buf\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(23),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(9),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[9]~9_combout\);

-- Location: FF_X28_Y1_N29
\rec_spi_ports|rx_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(9));

-- Location: LCCOMB_X24_Y1_N14
\rec_spi_ports|rx_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(9) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(9)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(9),
	datac => \rec_spi_ports|rx_buf\(9),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(9));

-- Location: LCCOMB_X29_Y1_N28
\rec_spi_ports|rx_buf[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[10]~10_combout\ = (\rec_spi_ports|bit_cnt\(22) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(10))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(22) & (((\rec_spi_ports|rx_buf\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(22),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(10),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[10]~10_combout\);

-- Location: FF_X29_Y1_N29
\rec_spi_ports|rx_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(10));

-- Location: LCCOMB_X29_Y1_N24
\rec_spi_ports|rx_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(10) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(10))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(10),
	datab => \rec_spi_ports|rx_data\(10),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(10));

-- Location: LCCOMB_X29_Y1_N6
\rec_spi_ports|rx_buf[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[11]~11_combout\ = (\rec_spi_ports|bit_cnt\(21) & ((\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|rx_buf\(11)))) # (!\rec_spi_ports|wr_add~q\ & (\rec_mosi~input_o\)))) # (!\rec_spi_ports|bit_cnt\(21) & (((\rec_spi_ports|rx_buf\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(21),
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|rx_buf\(11),
	datad => \rec_spi_ports|wr_add~q\,
	combout => \rec_spi_ports|rx_buf[11]~11_combout\);

-- Location: FF_X29_Y1_N7
\rec_spi_ports|rx_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(11));

-- Location: LCCOMB_X29_Y1_N0
\rec_spi_ports|rx_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(11) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(11))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(11),
	datab => \rec_spi_ports|rx_data\(11),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(11));

-- Location: LCCOMB_X29_Y1_N18
\rec_spi_ports|rx_buf[12]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[12]~12_combout\ = (\rec_spi_ports|bit_cnt\(20) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(12))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(20) & (((\rec_spi_ports|rx_buf\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(20),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(12),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[12]~12_combout\);

-- Location: FF_X29_Y1_N19
\rec_spi_ports|rx_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(12));

-- Location: LCCOMB_X29_Y1_N14
\rec_spi_ports|rx_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(12) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(12)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(12),
	datab => \rec_spi_ports|rx_buf\(12),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(12));

-- Location: LCCOMB_X28_Y1_N6
\rec_spi_ports|rx_buf[13]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[13]~13_combout\ = (\rec_spi_ports|bit_cnt\(19) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(13))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(19) & (((\rec_spi_ports|rx_buf\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(19),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(13),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[13]~13_combout\);

-- Location: FF_X28_Y1_N7
\rec_spi_ports|rx_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(13));

-- Location: LCCOMB_X28_Y1_N8
\rec_spi_ports|rx_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(13) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(13))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(13),
	datac => \rec_spi_ports|rx_data\(13),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(13));

-- Location: LCCOMB_X27_Y1_N26
\rec_spi_ports|rx_buf[14]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[14]~14_combout\ = (\rec_spi_ports|bit_cnt\(18) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(14))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(18) & (((\rec_spi_ports|rx_buf\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(18),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(14),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[14]~14_combout\);

-- Location: FF_X27_Y1_N27
\rec_spi_ports|rx_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(14));

-- Location: LCCOMB_X27_Y1_N18
\rec_spi_ports|rx_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(14) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(14)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(14),
	datab => \rec_spi_ports|rx_buf\(14),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(14));

-- Location: LCCOMB_X28_Y1_N20
\rec_spi_ports|rx_buf[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[15]~15_combout\ = (\rec_spi_ports|bit_cnt\(17) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(15))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(17) & (((\rec_spi_ports|rx_buf\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(17),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(15),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[15]~15_combout\);

-- Location: FF_X28_Y1_N21
\rec_spi_ports|rx_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(15));

-- Location: LCCOMB_X28_Y1_N14
\rec_spi_ports|rx_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(15) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(15))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(15),
	datac => \rec_spi_ports|rx_data\(15),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(15));

-- Location: LCCOMB_X27_Y1_N8
\rec_spi_ports|rx_buf[16]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[16]~16_combout\ = (\rec_spi_ports|bit_cnt\(16) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(16))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(16) & (((\rec_spi_ports|rx_buf\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(16),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(16),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[16]~16_combout\);

-- Location: FF_X27_Y1_N9
\rec_spi_ports|rx_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(16));

-- Location: LCCOMB_X27_Y1_N10
\rec_spi_ports|rx_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(16) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(16)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(16),
	datab => \rec_spi_ports|rx_buf\(16),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(16));

-- Location: LCCOMB_X28_Y1_N30
\rec_spi_ports|rx_buf[17]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[17]~17_combout\ = (\rec_spi_ports|bit_cnt\(15) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(17))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(15) & (((\rec_spi_ports|rx_buf\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(15),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(17),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[17]~17_combout\);

-- Location: FF_X28_Y1_N31
\rec_spi_ports|rx_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(17));

-- Location: LCCOMB_X28_Y1_N4
\rec_spi_ports|rx_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(17) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(17))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(17),
	datac => \rec_spi_ports|rx_data\(17),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(17));

-- Location: LCCOMB_X28_Y2_N8
\rec_spi_ports|rx_buf[18]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[18]~18_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(18))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(14) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(14) & ((\rec_spi_ports|rx_buf\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(18),
	datad => \rec_spi_ports|bit_cnt\(14),
	combout => \rec_spi_ports|rx_buf[18]~18_combout\);

-- Location: FF_X28_Y2_N9
\rec_spi_ports|rx_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(18));

-- Location: LCCOMB_X27_Y2_N26
\rec_spi_ports|rx_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(18) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(18)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(18),
	datab => \rec_spi_ports|rx_buf\(18),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(18));

-- Location: LCCOMB_X27_Y1_N6
\rec_spi_ports|rx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[19]~19_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(19))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(13) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(13) & ((\rec_spi_ports|rx_buf\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(19),
	datad => \rec_spi_ports|bit_cnt\(13),
	combout => \rec_spi_ports|rx_buf[19]~19_combout\);

-- Location: FF_X27_Y1_N7
\rec_spi_ports|rx_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(19));

-- Location: LCCOMB_X27_Y1_N28
\rec_spi_ports|rx_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(19) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(19)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(19),
	datac => \rec_spi_ports|rx_buf\(19),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(19));

-- Location: LCCOMB_X27_Y1_N16
\rec_spi_ports|rx_buf[20]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[20]~20_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(20))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(12) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(12) & (\rec_spi_ports|rx_buf\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(12),
	datac => \rec_spi_ports|rx_buf\(20),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[20]~20_combout\);

-- Location: FF_X27_Y1_N17
\rec_spi_ports|rx_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(20));

-- Location: LCCOMB_X27_Y1_N2
\rec_spi_ports|rx_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(20) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(20))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(20),
	datab => \rec_spi_ports|rx_data\(20),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(20));

-- Location: LCCOMB_X27_Y1_N22
\rec_spi_ports|rx_buf[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[21]~21_combout\ = (\rec_spi_ports|bit_cnt\(11) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(21))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(11) & (((\rec_spi_ports|rx_buf\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(11),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(21),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[21]~21_combout\);

-- Location: FF_X27_Y1_N23
\rec_spi_ports|rx_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(21));

-- Location: LCCOMB_X26_Y1_N28
\rec_spi_ports|rx_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(21) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(21))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(21),
	datab => \rec_spi_ports|rx_data\(21),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(21));

-- Location: LCCOMB_X28_Y2_N30
\rec_spi_ports|rx_buf[22]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[22]~22_combout\ = (\rec_spi_ports|bit_cnt\(10) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(22))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(10) & (((\rec_spi_ports|rx_buf\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(10),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(22),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[22]~22_combout\);

-- Location: FF_X28_Y2_N31
\rec_spi_ports|rx_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(22));

-- Location: LCCOMB_X27_Y2_N10
\rec_spi_ports|rx_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(22) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(22))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(22),
	datab => \rec_spi_ports|rx_data\(22),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(22));

-- Location: LCCOMB_X28_Y2_N20
\rec_spi_ports|rx_buf[23]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[23]~23_combout\ = (\rec_spi_ports|bit_cnt\(9) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(23))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(9) & (((\rec_spi_ports|rx_buf\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(9),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(23),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[23]~23_combout\);

-- Location: FF_X28_Y2_N21
\rec_spi_ports|rx_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(23));

-- Location: LCCOMB_X28_Y2_N22
\rec_spi_ports|rx_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(23) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(23))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(23),
	datac => \rec_spi_ports|rx_data\(23),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(23));

-- Location: LCCOMB_X26_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X26_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: LCCOMB_X29_Y4_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\);

-- Location: FF_X29_Y4_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X0_Y8_N8
\i2s_l_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_l_fir_ast_sink_error(0),
	o => \i2s_l_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X7_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\i2s_l_fir_ast_sink_error[0]~input_o\ & \i2s_lrclk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_l_fir_ast_sink_error[0]~input_o\,
	datad => \i2s_lrclk~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X7_Y8_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: LCCOMB_X7_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\);

-- Location: FF_X7_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: LCCOMB_X24_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X24_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: FF_X28_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X0_Y8_N15
\i2s_r_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_r_fir_ast_sink_error(0),
	o => \i2s_r_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X7_Y8_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\i2s_r_fir_ast_sink_error[0]~input_o\ & !\i2s_lrclk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_r_fir_ast_sink_error[0]~input_o\,
	datad => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X7_Y8_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: LCCOMB_X7_Y8_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\);

-- Location: FF_X7_Y8_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: IOIBUF_X5_Y29_N29
\ecg_st_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_en,
	o => \ecg_st_load_en~input_o\);

-- Location: IOIBUF_X0_Y13_N22
\ecg_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_fir_ast_sink_error(1),
	o => \ecg_fir_ast_sink_error[1]~input_o\);

-- Location: IOIBUF_X23_Y29_N8
\rec_st_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_en,
	o => \rec_st_load_en~input_o\);

-- Location: IOIBUF_X0_Y3_N8
\i2s_l_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_l_fir_ast_sink_error(1),
	o => \i2s_l_fir_ast_sink_error[1]~input_o\);

-- Location: IOIBUF_X16_Y0_N22
\i2s_r_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_r_fir_ast_sink_error(1),
	o => \i2s_r_fir_ast_sink_error[1]~input_o\);

ww_ecg_trdy <= \ecg_trdy~output_o\;

ww_ecg_rrdy <= \ecg_rrdy~output_o\;

ww_ecg_roe <= \ecg_roe~output_o\;

ww_ecg_busy <= \ecg_busy~output_o\;

ww_ecg_miso <= \ecg_miso~output_o\;

ww_ecg_fir_ast_source_valid <= \ecg_fir_ast_source_valid~output_o\;

ww_ecg_fir_ast_source_error(0) <= \ecg_fir_ast_source_error[0]~output_o\;

ww_ecg_fir_ast_source_error(1) <= \ecg_fir_ast_source_error[1]~output_o\;

ww_rec_trdy <= \rec_trdy~output_o\;

ww_rec_rrdy <= \rec_rrdy~output_o\;

ww_rec_roe <= \rec_roe~output_o\;

ww_rec_rx_data(0) <= \rec_rx_data[0]~output_o\;

ww_rec_rx_data(1) <= \rec_rx_data[1]~output_o\;

ww_rec_rx_data(2) <= \rec_rx_data[2]~output_o\;

ww_rec_rx_data(3) <= \rec_rx_data[3]~output_o\;

ww_rec_rx_data(4) <= \rec_rx_data[4]~output_o\;

ww_rec_rx_data(5) <= \rec_rx_data[5]~output_o\;

ww_rec_rx_data(6) <= \rec_rx_data[6]~output_o\;

ww_rec_rx_data(7) <= \rec_rx_data[7]~output_o\;

ww_rec_rx_data(8) <= \rec_rx_data[8]~output_o\;

ww_rec_rx_data(9) <= \rec_rx_data[9]~output_o\;

ww_rec_rx_data(10) <= \rec_rx_data[10]~output_o\;

ww_rec_rx_data(11) <= \rec_rx_data[11]~output_o\;

ww_rec_rx_data(12) <= \rec_rx_data[12]~output_o\;

ww_rec_rx_data(13) <= \rec_rx_data[13]~output_o\;

ww_rec_rx_data(14) <= \rec_rx_data[14]~output_o\;

ww_rec_rx_data(15) <= \rec_rx_data[15]~output_o\;

ww_rec_rx_data(16) <= \rec_rx_data[16]~output_o\;

ww_rec_rx_data(17) <= \rec_rx_data[17]~output_o\;

ww_rec_rx_data(18) <= \rec_rx_data[18]~output_o\;

ww_rec_rx_data(19) <= \rec_rx_data[19]~output_o\;

ww_rec_rx_data(20) <= \rec_rx_data[20]~output_o\;

ww_rec_rx_data(21) <= \rec_rx_data[21]~output_o\;

ww_rec_rx_data(22) <= \rec_rx_data[22]~output_o\;

ww_rec_rx_data(23) <= \rec_rx_data[23]~output_o\;

ww_rec_busy <= \rec_busy~output_o\;

ww_rec_miso <= \rec_miso~output_o\;

ww_rec_ch1 <= \rec_ch1~output_o\;

ww_rec_ch2 <= \rec_ch2~output_o\;

ww_i2s_l_led_out(0) <= \i2s_l_led_out[0]~output_o\;

ww_i2s_l_led_out(1) <= \i2s_l_led_out[1]~output_o\;

ww_i2s_l_led_out(2) <= \i2s_l_led_out[2]~output_o\;

ww_i2s_l_led_out(3) <= \i2s_l_led_out[3]~output_o\;

ww_i2s_l_led_out(4) <= \i2s_l_led_out[4]~output_o\;

ww_i2s_l_led_out(5) <= \i2s_l_led_out[5]~output_o\;

ww_i2s_l_led_out(6) <= \i2s_l_led_out[6]~output_o\;

ww_i2s_l_led_out(7) <= \i2s_l_led_out[7]~output_o\;

ww_i2s_l_led_out(8) <= \i2s_l_led_out[8]~output_o\;

ww_i2s_l_led_out(9) <= \i2s_l_led_out[9]~output_o\;

ww_i2s_l_led_out(10) <= \i2s_l_led_out[10]~output_o\;

ww_i2s_l_led_out(11) <= \i2s_l_led_out[11]~output_o\;

ww_i2s_l_led_out(12) <= \i2s_l_led_out[12]~output_o\;

ww_i2s_l_led_out(13) <= \i2s_l_led_out[13]~output_o\;

ww_i2s_l_led_out(14) <= \i2s_l_led_out[14]~output_o\;

ww_i2s_l_led_out(15) <= \i2s_l_led_out[15]~output_o\;

ww_i2s_l_led_out(16) <= \i2s_l_led_out[16]~output_o\;

ww_i2s_l_led_out(17) <= \i2s_l_led_out[17]~output_o\;

ww_i2s_l_led_out(18) <= \i2s_l_led_out[18]~output_o\;

ww_i2s_l_led_out(19) <= \i2s_l_led_out[19]~output_o\;

ww_i2s_l_led_out(20) <= \i2s_l_led_out[20]~output_o\;

ww_i2s_l_led_out(21) <= \i2s_l_led_out[21]~output_o\;

ww_i2s_l_led_out(22) <= \i2s_l_led_out[22]~output_o\;

ww_i2s_l_led_out(23) <= \i2s_l_led_out[23]~output_o\;

ww_i2s_l_led_out(24) <= \i2s_l_led_out[24]~output_o\;

ww_i2s_l_led_out(25) <= \i2s_l_led_out[25]~output_o\;

ww_i2s_l_led_out(26) <= \i2s_l_led_out[26]~output_o\;

ww_i2s_l_led_out(27) <= \i2s_l_led_out[27]~output_o\;

ww_i2s_l_led_out(28) <= \i2s_l_led_out[28]~output_o\;

ww_i2s_l_led_out(29) <= \i2s_l_led_out[29]~output_o\;

ww_i2s_l_led_out(30) <= \i2s_l_led_out[30]~output_o\;

ww_i2s_l_led_out(31) <= \i2s_l_led_out[31]~output_o\;

ww_i2s_r_led_out(0) <= \i2s_r_led_out[0]~output_o\;

ww_i2s_r_led_out(1) <= \i2s_r_led_out[1]~output_o\;

ww_i2s_r_led_out(2) <= \i2s_r_led_out[2]~output_o\;

ww_i2s_r_led_out(3) <= \i2s_r_led_out[3]~output_o\;

ww_i2s_r_led_out(4) <= \i2s_r_led_out[4]~output_o\;

ww_i2s_r_led_out(5) <= \i2s_r_led_out[5]~output_o\;

ww_i2s_r_led_out(6) <= \i2s_r_led_out[6]~output_o\;

ww_i2s_r_led_out(7) <= \i2s_r_led_out[7]~output_o\;

ww_i2s_r_led_out(8) <= \i2s_r_led_out[8]~output_o\;

ww_i2s_r_led_out(9) <= \i2s_r_led_out[9]~output_o\;

ww_i2s_r_led_out(10) <= \i2s_r_led_out[10]~output_o\;

ww_i2s_r_led_out(11) <= \i2s_r_led_out[11]~output_o\;

ww_i2s_r_led_out(12) <= \i2s_r_led_out[12]~output_o\;

ww_i2s_r_led_out(13) <= \i2s_r_led_out[13]~output_o\;

ww_i2s_r_led_out(14) <= \i2s_r_led_out[14]~output_o\;

ww_i2s_r_led_out(15) <= \i2s_r_led_out[15]~output_o\;

ww_i2s_r_led_out(16) <= \i2s_r_led_out[16]~output_o\;

ww_i2s_r_led_out(17) <= \i2s_r_led_out[17]~output_o\;

ww_i2s_r_led_out(18) <= \i2s_r_led_out[18]~output_o\;

ww_i2s_r_led_out(19) <= \i2s_r_led_out[19]~output_o\;

ww_i2s_r_led_out(20) <= \i2s_r_led_out[20]~output_o\;

ww_i2s_r_led_out(21) <= \i2s_r_led_out[21]~output_o\;

ww_i2s_r_led_out(22) <= \i2s_r_led_out[22]~output_o\;

ww_i2s_r_led_out(23) <= \i2s_r_led_out[23]~output_o\;

ww_i2s_r_led_out(24) <= \i2s_r_led_out[24]~output_o\;

ww_i2s_r_led_out(25) <= \i2s_r_led_out[25]~output_o\;

ww_i2s_r_led_out(26) <= \i2s_r_led_out[26]~output_o\;

ww_i2s_r_led_out(27) <= \i2s_r_led_out[27]~output_o\;

ww_i2s_r_led_out(28) <= \i2s_r_led_out[28]~output_o\;

ww_i2s_r_led_out(29) <= \i2s_r_led_out[29]~output_o\;

ww_i2s_r_led_out(30) <= \i2s_r_led_out[30]~output_o\;

ww_i2s_r_led_out(31) <= \i2s_r_led_out[31]~output_o\;

ww_i2s_l_fir_ast_source_valid <= \i2s_l_fir_ast_source_valid~output_o\;

ww_i2s_l_fir_ast_source_error(0) <= \i2s_l_fir_ast_source_error[0]~output_o\;

ww_i2s_l_fir_ast_source_error(1) <= \i2s_l_fir_ast_source_error[1]~output_o\;

ww_i2s_r_fir_ast_source_valid <= \i2s_r_fir_ast_source_valid~output_o\;

ww_i2s_r_fir_ast_source_error(0) <= \i2s_r_fir_ast_source_error[0]~output_o\;

ww_i2s_r_fir_ast_source_error(1) <= \i2s_r_fir_ast_source_error[1]~output_o\;
END structure;


