# Secure-Announcement-System
The project is implemented in VHDL on 2 Basys3 boards. The first FPGA (FPGA1) is responsible for
the text input (using the keyboard), encryption and transmission, while the second FPGA (FPGA) is
responsible for receiving, decryption and text display.
