<html><body><samp><pre>
<!@TC:1460151455>
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Z585\Desktop\LD3sl\LD3\LD3sl_LD3_scck.rpt:@XP_FILE">LD3sl_LD3_scck.rpt</a>
Printing clock  summary report in "C:\Users\Z585\Desktop\LD3sl\LD3\LD3sl_LD3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1460151455> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1460151455> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=9  set on top level netlist SchemaUNI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start               Requested     Requested     Clock        Clock                
Clock               Frequency     Period        Type         Group                
----------------------------------------------------------------------------------
SchemaUNI|clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1000.000      system       system_clkgroup      
==================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\z585\desktop\ld3sl\ld3\schemauni.v:54:8:54:10:@W:MT529:@XP_MSG">schemauni.v(54)</a><!@TM:1460151455> | Found inferred clock SchemaUNI|clock which controls 0 sequential elements including I9. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:37:35 2016

###########################################################]

</pre></samp></body></html>
