Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jul 19 21:48:28 2025
| Host         : DESKTOP-8NFLPRC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             482 |          162 |
| Yes          | No                    | No                     |             261 |           62 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             808 |          272 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                       |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | processor/count                                            | controller/st_rst0                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | transmitter/bucket_numb[6]_i_2_n_0                         | transmitter/bucket_numb[6]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | transmitter/bit_frm_bucket[4]_i_1_n_0                      |                                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | controller/FSM_onehot_current_state[6]_i_1_n_0             | rst_IBUF                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | loader/mem_a[1][15]_i_1_n_0                                |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | loader/mem_a[1][23]_i_1_n_0                                |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_b[1][23]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_a[1][7]_i_1_n_0                                 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_b[0][23]_i_1_n_0                                |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | loader/mem_b[2][15]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_a[3][15]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_a[2][15]_i_1_n_0                                |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_b[0][31]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[1][7]_i_1_n_0                                 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[3][23]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[0][15]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[3][15]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[1][15]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_a[2][7]_i_1_n_0                                 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[2][7]_i_1_n_0                                 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_a[2][23]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[2][23]_i_1_n_0                                |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_a[3][7]_i_1_n_0                                 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | loader/mem_b[0][7]_i_1_n_0                                 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_a[3][23]_i_1_n_0                                |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/mem_b[3][7]_i_1_n_0                                 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/p_0_in[9]                                           |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/p_0_in[17]                                          |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | loader/p_0_in[1]                                           |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | loader/p_0_in[25]                                          |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | controller/word_sel_reg[1][0]                              |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | controller/word_sel_reg[1]_0[0]                            |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | controller/E[0]                                            |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | controller/word_sel_reg[0][0]                              |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | controller/word_sel_reg[0]_0[0]                            |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | controller/word_sel_reg[0]_1[0]                            |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | receiver/data[7]_i_1_n_0                                   | rst_IBUF                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | receiver/counter                                           | rst_IBUF                           |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG |                                                            | processor/col_feeder/SR[0]         |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG |                                                            | transmitter/data_hold[15]_i_1_n_0  |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG |                                                            |                                    |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG | processor/col_feeder/temp_internal_arr_in[0][7]_i_1__0_n_0 | processor/col_feeder/SR[0]         |               35 |            128 |         3.66 |
|  clk_IBUF_BUFG | processor/row_feeder/temp_internal_arr_in[0][7]_i_1_n_0    | processor/col_feeder/SR[0]         |               29 |            128 |         4.41 |
|  clk_IBUF_BUFG | transmitter/bucket                                         | transmitter/bucket[0][7]_i_1_n_0   |               93 |            256 |         2.75 |
|  clk_IBUF_BUFG | processor/C                                                | controller/st_rst0                 |              101 |            257 |         2.54 |
|  clk_IBUF_BUFG |                                                            | controller/st_rst0                 |              151 |            452 |         2.99 |
+----------------+------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+


