Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 19 15:35:31 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SERVER_INST_1/Mram_registers10_RAMD_O
   SERVER_INST_1/Mram_registers11_RAMD_O
   SERVER_INST_1/Mram_registers12_RAMD_O
   SERVER_INST_1/Mram_registers13_RAMD_O
   SERVER_INST_1/Mram_registers14_RAMD_O
   SERVER_INST_1/Mram_registers15_RAMD_O
   SERVER_INST_1/Mram_registers16_RAMD_O
   SERVER_INST_1/Mram_registers17_RAMD_O
   SERVER_INST_1/Mram_registers18_RAMD_O
   SERVER_INST_1/Mram_registers19_RAMD_O
   SERVER_INST_1/Mram_registers20_RAMD_O
   SERVER_INST_1/Mram_registers21_RAMD_O
   SERVER_INST_1/Mram_registers2_RAMD_O
   SERVER_INST_1/Mram_registers3_RAMD_O
   SERVER_INST_1/Mram_registers4_RAMD_O
   SERVER_INST_1/Mram_registers5_RAMD_O
   SERVER_INST_1/Mram_registers6_RAMD_O
   SERVER_INST_1/Mram_registers7_RAMD_O
   SERVER_INST_1/Mram_registers8_RAMD_O
   SERVER_INST_1/Mram_registers9_RAMD_O
   USER_DESIGN_INST_1/Mram_registers10_RAMD_O
   USER_DESIGN_INST_1/Mram_registers110_RAMD_O
   USER_DESIGN_INST_1/Mram_registers111_RAMD_O
   USER_DESIGN_INST_1/Mram_registers112_RAMD_O
   USER_DESIGN_INST_1/Mram_registers113_RAMD_O
   USER_DESIGN_INST_1/Mram_registers114_RAMD_O
   USER_DESIGN_INST_1/Mram_registers115_RAMD_O
   USER_DESIGN_INST_1/Mram_registers116_RAMD_O
   USER_DESIGN_INST_1/Mram_registers117_RAMD_O
   USER_DESIGN_INST_1/Mram_registers118_RAMD_O
   USER_DESIGN_INST_1/Mram_registers119_RAMD_O
   USER_DESIGN_INST_1/Mram_registers11_RAMD_O
   USER_DESIGN_INST_1/Mram_registers2_RAMD_O
   USER_DESIGN_INST_1/Mram_registers3_RAMD_O
   USER_DESIGN_INST_1/Mram_registers4_RAMD_O
   USER_DESIGN_INST_1/Mram_registers5_RAMD_O
   USER_DESIGN_INST_1/Mram_registers6_RAMD_O
   USER_DESIGN_INST_1/Mram_registers7_RAMD_O
   USER_DESIGN_INST_1/Mram_registers8_RAMD_O
   USER_DESIGN_INST_1/Mram_registers9_RAMD_O
   ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER1_RAMD_D1_O
   ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER2_RAMD_D1_O
   ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER1_RAMD_D1_O
   ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER2_RAMD_D1_O


