Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: TrafficLight.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrafficLight.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrafficLight"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : TrafficLight
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\AshfaqAhmad\Documents\practice\DSDlab09\Traffic_light.v" into library work
Parsing module <TrafficLight>.
Parsing module <Divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TrafficLight>.

Elaborating module <Divider>.
WARNING:HDLCompiler:91 - "C:\Users\AshfaqAhmad\Documents\practice\DSDlab09\Traffic_light.v" Line 32: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TrafficLight>.
    Related source file is "C:\Users\AshfaqAhmad\Documents\practice\DSDlab09\Traffic_light.v".
        HG_FR = 2'b00
        HR_FY = 2'b01
        HR_FG = 2'b10
        HY_FR = 2'b11
    Found 2-bit register for signal <PS>.
    Found 32-bit adder for signal <x[31]_GND_1_o_add_7_OUT> created at line 32.
    Found 4x3-bit Read Only RAM for signal <_n0221>
WARNING:Xst:737 - Found 1-bit latch for signal <NS<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NS<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <highway<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <highway<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <highway<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <farm<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <farm<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <farm<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred  40 Latch(s).
	inferred   3 Multiplexer(s).
Unit <TrafficLight> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "C:\Users\AshfaqAhmad\Documents\practice\DSDlab09\Traffic_light.v".
    Found 101-bit register for signal <count>.
    Found 1-bit register for signal <oclk>.
    Found 101-bit adder for signal <count[100]_GND_2_o_add_2_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
Unit <Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 101-bit adder                                         : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 101-bit register                                      : 1
 2-bit register                                        : 1
# Latches                                              : 40
 1-bit latch                                           : 40
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Divider> synthesized (advanced).

Synthesizing (advanced) Unit <TrafficLight>.
INFO:Xst:3231 - The small RAM <Mram__n0221> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PS>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TrafficLight> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 101-bit adder                                         : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 101-bit up counter                                    : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TrafficLight> ...

Optimizing unit <Divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficLight, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TrafficLight.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 856
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 230
#      LUT2                        : 6
#      LUT3                        : 105
#      LUT4                        : 1
#      LUT5                        : 4
#      LUT6                        : 21
#      MUXCY                       : 249
#      VCC                         : 1
#      XORCY                       : 234
# FlipFlops/Latches                : 144
#      FD                          : 101
#      FDR                         : 3
#      LD                          : 40
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             138  out of  11440     1%  
 Number of Slice LUTs:                  371  out of   5720     6%  
    Number used as Logic:               371  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    377
   Number with an unused Flip Flop:     239  out of    377    63%  
   Number with an unused LUT:             6  out of    377     1%  
   Number of fully used LUT-FF pairs:   132  out of    377    35%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    200     4%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)  | Load  |
-------------------------------------------------------+------------------------+-------+
PS[1]_PWR_8_o_Mux_28_o(Mmux_PS[1]_PWR_8_o_Mux_28_o11:O)| NONE(*)(farm_1)        | 8     |
Mram__n02211(Mram__n0221111:O)                         | BUFG(*)(x_30)          | 32    |
d1/oclk                                                | NONE(PS_0)             | 2     |
clk                                                    | BUFGP                  | 102   |
-------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.259ns (Maximum Frequency: 121.081MHz)
   Minimum input arrival time before clock: 5.021ns
   Maximum output required time after clock: 4.174ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n02211'
  Clock period: 6.350ns (frequency: 157.480MHz)
  Total number of paths / destination ports: 1584 / 32
-------------------------------------------------------------------------
Delay:               6.350ns (Levels of Logic = 18)
  Source:            x_0 (LATCH)
  Destination:       x_0 (LATCH)
  Source Clock:      Mram__n02211 falling
  Destination Clock: Mram__n02211 falling

  Data Path: x_0 to x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  x_0 (x_0)
     INV:I->O              1   0.255   0.000  Madd_x[31]_GND_1_o_add_7_OUT_lut<0>_INV_0 (Madd_x[31]_GND_1_o_add_7_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<0> (Madd_x[31]_GND_1_o_add_7_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<1> (Madd_x[31]_GND_1_o_add_7_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<2> (Madd_x[31]_GND_1_o_add_7_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<3> (Madd_x[31]_GND_1_o_add_7_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<4> (Madd_x[31]_GND_1_o_add_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<5> (Madd_x[31]_GND_1_o_add_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<6> (Madd_x[31]_GND_1_o_add_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<7> (Madd_x[31]_GND_1_o_add_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<8> (Madd_x[31]_GND_1_o_add_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<9> (Madd_x[31]_GND_1_o_add_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<10> (Madd_x[31]_GND_1_o_add_7_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<11> (Madd_x[31]_GND_1_o_add_7_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_x[31]_GND_1_o_add_7_OUT_cy<12> (Madd_x[31]_GND_1_o_add_7_OUT_cy<12>)
     XORCY:CI->O           2   0.206   1.156  Madd_x[31]_GND_1_o_add_7_OUT_xor<13> (x[31]_GND_1_o_add_7_OUT<13>)
     LUT5:I0->O            1   0.254   1.137  x[31]_GND_1_o_equal_9_o<31>2 (x[31]_GND_1_o_equal_9_o<31>1)
     LUT6:I0->O            3   0.254   1.042  x[31]_GND_1_o_equal_9_o<31>3 (x[31]_GND_1_o_equal_9_o<31>2)
     LUT5:I1->O            1   0.254   0.000  Mmux_x[31]_GND_1_o_mux_12_OUT121 (x[31]_GND_1_o_mux_12_OUT<1>)
     LD:D                      0.036          x_1
    ----------------------------------------
    Total                      6.350ns (2.334ns logic, 4.016ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.259ns (frequency: 121.081MHz)
  Total number of paths / destination ports: 530554 / 102
-------------------------------------------------------------------------
Delay:               8.259ns (Levels of Logic = 101)
  Source:            d1/count_0 (FF)
  Destination:       d1/count_99 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d1/count_0 to d1/count_99
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  d1/count_0 (d1/count_0)
     INV:I->O              1   0.255   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_lut<0>_INV_0 (d1/Madd_count[100]_GND_2_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<0> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<1> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<2> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<4> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<5> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<6> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<8> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<9> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<10> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<12> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<13> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<14> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<16> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<17> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<18> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<20> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<21> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<22> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<24> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<25> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<26> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<28> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<29> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<30> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<31> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<32> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<33> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<34> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<35> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<36> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<37> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<38> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<39> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<40> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<41> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<42> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<43> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<44> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<45> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<46> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<47> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<48> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<49> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<50> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<51> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<52> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<53> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<54> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<55> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<56> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<57> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<57>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<58> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<58>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<59> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<59>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<60> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<60>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<61> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<61>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<62> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<62>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<63> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<63>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<64> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<64>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<65> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<65>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<66> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<66>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<67> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<67>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<68> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<68>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<69> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<69>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<70> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<70>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<71> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<71>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<72> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<72>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<73> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<73>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<74> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<74>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<75> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<75>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<76> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<76>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<77> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<77>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<78> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<78>)
     MUXCY:CI->O           1   0.023   0.000  d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<79> (d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<79>)
     XORCY:CI->O           1   0.206   1.112  d1/Madd_count[100]_GND_2_o_add_2_OUT_xor<80> (d1/count[100]_GND_2_o_add_2_OUT<80>)
     LUT5:I0->O            1   0.254   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_lut<0> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_lut<0>)
     MUXCY:S->O            1   0.215   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<0> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<1> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<2> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<3> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<4> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<5> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<6> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<7> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<8> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<9> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<10> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<11> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<12> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<13> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<14> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<15> (d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<15>)
     MUXCY:CI->O         102   0.023   2.215  d1/count[100]_GND_2_o_equal_4_o<100>_wg_cy<16> (d1/count[100]_GND_2_o_equal_4_o)
     LUT3:I2->O            1   0.254   0.000  d1/count_99_rstpot (d1/count_99_rstpot)
     FD:D                      0.074          d1/count_99
    ----------------------------------------
    Total                      8.259ns (4.207ns logic, 4.052ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PS[1]_PWR_8_o_Mux_28_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.668ns (Levels of Logic = 2)
  Source:            v (PAD)
  Destination:       farm_1 (LATCH)
  Destination Clock: PS[1]_PWR_8_o_Mux_28_o falling

  Data Path: v to farm_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  v_IBUF (v_IBUF)
     LUT3:I0->O            1   0.235   0.000  Mmux_PS[1]_GND_1_o_Mux_29_o11 (PS[1]_GND_1_o_Mux_29_o)
     LD:D                      0.036          farm_1
    ----------------------------------------
    Total                      2.668ns (1.599ns logic, 1.069ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd1/oclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.021ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PS_0 (FF)
  Destination Clock: d1/oclk rising

  Data Path: rst to PS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           102   1.328   2.214  rst_IBUF (rst_IBUF)
     INV:I->O              3   0.255   0.765  rst_inv1_INV_0 (d1/rst_inv)
     FDR:R                     0.459          PS_0
    ----------------------------------------
    Total                      5.021ns (2.042ns logic, 2.979ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              5.021ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       d1/oclk (FF)
  Destination Clock: clk rising

  Data Path: rst to d1/oclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           102   1.328   2.214  rst_IBUF (rst_IBUF)
     INV:I->O              3   0.255   0.765  rst_inv1_INV_0 (d1/rst_inv)
     FDR:R                     0.459          d1/oclk
    ----------------------------------------
    Total                      5.021ns (2.042ns logic, 2.979ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PS[1]_PWR_8_o_Mux_28_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            farm_2 (LATCH)
  Destination:       farm<2> (PAD)
  Source Clock:      PS[1]_PWR_8_o_Mux_28_o falling

  Data Path: farm_2 to farm<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  farm_2 (farm_2)
     OBUF:I->O                 2.912          farm_2_OBUF (farm<2>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n02211
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n02211   |         |         |    6.350|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PS[1]_PWR_8_o_Mux_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d1/oclk        |         |         |    2.000|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d1/oclk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
PS[1]_PWR_8_o_Mux_28_o|         |    1.336|         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.77 secs
 
--> 

Total memory usage is 4485920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    2 (   0 filtered)

