verilog xil_defaultlib --include "../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl" --include "../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog" --include "../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl" \
"../../../bd/design_geral/ip/design_geral_processing_system7_0_0/sim/design_geral_processing_system7_0_0.v" \
"../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_itemlist/sim/mem_itemlist.v" \
"../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_commandlist/sim/mem_commandlist.v" \
"../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_prioritylist/sim/mem_prioritylist.v" \
"../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_delaylist/sim/mem_delaylist.v" \
"../../../bd/design_geral/ipshared/decb/hdl/scheduler_v1_0_S00_AXI.v" \
"../../../bd/design_geral/ipshared/decb/src/delaylist_module.v" \
"../../../bd/design_geral/ipshared/decb/src/highpriority_selector.v" \
"../../../bd/design_geral/ipshared/decb/src/insert_item.v" \
"../../../bd/design_geral/ipshared/decb/src/listmanager_module.v" \
"../../../bd/design_geral/ipshared/decb/src/readylist_module.v" \
"../../../bd/design_geral/ipshared/decb/src/remove_item.v" \
"../../../bd/design_geral/ipshared/decb/src/scheduler.v" \
"../../../bd/design_geral/ipshared/decb/hdl/scheduler_v1_0.v" \
"../../../bd/design_geral/ip/design_geral_scheduler_0_0/sim/design_geral_scheduler_0_0.v" \
"../../../bd/design_geral/ip/design_geral_xlconstant_0_0/sim/design_geral_xlconstant_0_0.v" \
"../../../bd/design_geral/ip/design_geral_xlconstant_1_0/sim/design_geral_xlconstant_1_0.v" \
"../../../bd/design_geral/sim/design_geral.v" \
"../../../bd/design_geral/ip/design_geral_xlconcat_0_0/sim/design_geral_xlconcat_0_0.v" \
"../../../bd/design_geral/ip/design_geral_xbar_0/sim/design_geral_xbar_0.v" \
"../../../bd/design_geral/ip/design_geral_auto_pc_0/sim/design_geral_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
