# DSIM `-uvm 1.2` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ä¿®æ­£ãƒ¬ãƒãƒ¼ãƒˆ

**Date**: 2025-10-19  
**Issue**: UVM TLMé€šä¿¡ãŒ876nsã§ãƒãƒ³ã‚° (VERSION 5 & Option A)  
**Root Cause**: DSIMå…¬å¼è¦æ±‚ã®`-uvm 1.2`ã‚ªãƒ—ã‚·ãƒ§ãƒ³ãŒæ¬ è½  
**Reference**: [DSIMå…¬å¼ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ](https://help.metrics.ca/support/solutions/articles/154000154284-how-to-use-uvm-in-dsim-studio)

---

## ğŸ”´ å•é¡Œã®ç™ºè¦‹

### ç—‡çŠ¶
- ã™ã¹ã¦ã®UVMå®Ÿè£…ãƒ‘ã‚¿ãƒ¼ãƒ³ (VERSION 1-5, Option A) ãŒ876nsã§åœæ­¢
- ãƒ­ã‚°ã«`"UVM_INFO tests\ua"`ã¨é€”ä¸­ã§åˆ‡ã‚ŒãŸãƒ¡ãƒƒã‚»ãƒ¼ã‚¸
- `start_item()`/`finish_item()`å‘¼ã³å‡ºã—ã§ãƒ‡ãƒƒãƒ‰ãƒ­ãƒƒã‚¯

### æ ¹æœ¬åŸå› 
**DSIM UVMãƒ©ã‚¤ãƒ–ãƒ©ãƒªã®åˆæœŸåŒ–ãŒä¸å®Œå…¨**

DSIMå…¬å¼ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã«ã‚ˆã‚‹ã¨ã€UVMã‚’ä½¿ç”¨ã™ã‚‹å ´åˆã¯ä»¥ä¸‹ãŒ**å¿…é ˆ**:

```powershell
# ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«/ã‚¨ãƒ©ãƒœãƒ¬ãƒ¼ãƒˆæ™‚
dsim -top work.top -genimage image -uvm 1.2 <files>

# ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œæ™‚
dsim -image image -uvm 1.2 +UVM_TESTNAME=test_name
```

ç¾åœ¨ã®å®Ÿè£…ã§ã¯:
- âŒ `-uvm 1.2`ã‚ªãƒ—ã‚·ãƒ§ãƒ³ãŒã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã«å­˜åœ¨ã—ãªã„
- âŒ `-top`æŒ‡å®šãŒæ¬ è½
- âš ï¸ `dsim_config.f`ã«`-uvm 1.2`ãŒã‚ã‚‹ãŒã€ã“ã‚Œã¯ãƒ•ã‚¡ã‚¤ãƒ«ãƒªã‚¹ãƒˆç”¨ã§ä¸ååˆ†

---

## âœ… å®Ÿæ–½ã—ãŸä¿®æ­£

### ä¿®æ­£1: `mcp_server/dsim_uvm_server.py` (Line 404-419)

**å¤‰æ›´å‰:**
```python
cmd = [
    str(dsim_exe),
    "-f", "dsim_config.f",
    f"+UVM_TESTNAME={test_name}",
    f"+UVM_VERBOSITY={verbosity}",
    "-sv_seed", str(seed),
    "-l", log_file_relative
]

if mode == "compile":
    cmd.extend(["-genimage", "compiled_image"])
else:  # run mode
    cmd.extend(["-image", "compiled_image"])
```

**å¤‰æ›´å¾Œ:**
```python
cmd = [
    str(dsim_exe),
    "-f", "dsim_config.f",
    "-uvm", "1.2",  # CRITICAL: UVM library version (DSIM official requirement)
    "-top", "work.uart_axi4_tb_top",  # Top-level module specification
    f"+UVM_TESTNAME={test_name}",
    f"+UVM_VERBOSITY={verbosity}",
    "-sv_seed", str(seed),
    "-l", log_file_relative
]

if mode == "compile":
    cmd.extend(["-genimage", "compiled_image", "-uvm", "1.2"])
elif mode == "elaborate": 
    cmd.extend(["-elaborate"])
else:  # run mode
    cmd.extend(["-image", "compiled_image", "-uvm", "1.2"])
```

**è¿½åŠ ã•ã‚ŒãŸã‚ªãƒ—ã‚·ãƒ§ãƒ³:**
1. `-uvm 1.2` - UVMãƒ©ã‚¤ãƒ–ãƒ©ãƒªãƒãƒ¼ã‚¸ãƒ§ãƒ³æŒ‡å®š (åŸºæœ¬ã‚³ãƒãƒ³ãƒ‰)
2. `-top work.uart_axi4_tb_top` - ãƒˆãƒƒãƒ—ãƒ¬ãƒ™ãƒ«ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ˜ç¤º
3. `-uvm 1.2` - compileãƒ¢ãƒ¼ãƒ‰ã§ã‚‚è¿½åŠ 
4. `-uvm 1.2` - runãƒ¢ãƒ¼ãƒ‰ã§ã‚‚è¿½åŠ  (ã‚¤ãƒ¡ãƒ¼ã‚¸ä½¿ç”¨æ™‚ã‚‚å¿…è¦)

### ä¿®æ­£2: `sim/uvm/dsim_config.f` (Line 95)

**ç¾çŠ¶ç¢ºèª:**
```verilog-filelist
# UVM library
-uvm 1.2
```

âœ… **ã™ã§ã«æ­£ã—ã„è¨­å®š** - ãƒ•ã‚¡ã‚¤ãƒ«ãƒªã‚¹ãƒˆã¨ã—ã¦ã¯é©åˆ‡
- ãŸã ã—ã€ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°ã¨ã—ã¦ã‚‚å¿…è¦ãªãŸã‚ã€ä¸¡æ–¹å¿…è¦

### ä¿®æ­£3: Top-level ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åç¢ºèª

**Testbench Top:** `sim/uvm/tb/uart_axi4_tb_top.sv`
```systemverilog
module uart_axi4_tb_top;
```

âœ… ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åã¯`uart_axi4_tb_top`ã€work libraryãªã®ã§`-top work.uart_axi4_tb_top`ãŒæ­£ã—ã„

---

## ğŸ“š DSIMå…¬å¼ãƒ™ã‚¹ãƒˆãƒ—ãƒ©ã‚¯ãƒ†ã‚£ã‚¹

### uvm-hello-world ã‚µãƒ³ãƒ—ãƒ«ã®æ§‹æˆ

**ãƒ•ã‚¡ã‚¤ãƒ«:** `reference/uvm-hello-world-main/altair/dsim_local.ps1`
```powershell
# Analyze and Elaborate design
dsim -top work.top -genimage image -uvm 1.2 ../uvm_hello_world.sv

# Simulate design
dsim -image image -uvm 1.2 +UVM_NO_RELNOTES +UVM_TESTNAME=my_test
```

**é‡è¦ãªãƒã‚¤ãƒ³ãƒˆ:**
1. **Elaborateæ™‚**: `-top work.top -genimage image -uvm 1.2`
2. **Runæ™‚**: `-image image -uvm 1.2`
3. **ä¸¡æ–¹ã§`-uvm 1.2`ãŒå¿…é ˆ**

### DSim Studio (.dpf) è¨­å®š

**ãƒ•ã‚¡ã‚¤ãƒ«:** `reference/uvm-hello-world-main/altair/uvm_hello_world.dpf`
```yaml
simulations:
  - name: Elab 1
    options: '-top work.top -genimage image -uvm 1.2'
  - name: Sim 1
    options: '-image image -uvm 1.2 +UVM_NO_RELNOTES +UVM_TESTNAME=my_test'
  - name: Elab and Sim
    options: '-top work.top -image image -uvm 1.2 +UVM_NO_RELNOTES +UVM_TESTNAME=my_test'

source_files:
  - language: verilog
    path: ..\uvm_hello_world.sv
    options: '-uvm 1.2'  # ãƒ•ã‚¡ã‚¤ãƒ«ã”ã¨ã«ã‚‚æŒ‡å®š
```

---

## ğŸ¯ ä¿®æ­£çµæœ

### âœ… é”æˆã§ããŸã“ã¨
1. **UVMãƒ©ã‚¤ãƒ–ãƒ©ãƒªã®å®Œå…¨åˆæœŸåŒ–**: `-uvm 1.2`ã‚ªãƒ—ã‚·ãƒ§ãƒ³è¿½åŠ ã«ã‚ˆã‚Šå®Ÿç¾
2. **876nså•é¡Œã®è§£æ±º**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãŒ876nsã‚’è¶…ãˆã¦é€²è¡Œ
3. **TLMé€šä¿¡ã®ç¢ºç«‹**: `start_item()`ãƒ‡ãƒƒãƒ‰ãƒ­ãƒƒã‚¯ã‚’å›é¿
4. **ã‚·ãƒ¼ã‚±ãƒ³ã‚¹é–‹å§‹ã®æˆåŠŸ**: `sequence.start()`ãŒæ­£å¸¸ã«å‘¼ã³å‡ºã•ã‚ŒãŸ

### âŒ æ–°ãŸãªå•é¡Œ: åˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ã‚¨ãƒ©ãƒ¼
```
=W:[RndFail] C:\Users\Nautilus\AppData\Local\metrics-ca\dsim\20240422.0.0\uvm\1.2\src\macros\uvm_sequence_defines.
```

**ã‚¨ãƒ©ãƒ¼è©³ç´°:**
- `uvm_do_with`ãƒã‚¯ãƒ­ã®åˆ¶ç´„ãŒè§£æ±ºã§ããªã„
- Option A (å®Œå…¨åˆ¶ç´„æŒ‡å®š) ã§ã‚‚`randomize() with`ãŒå¤±æ•—
- DSIMåˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ãŒãƒ€ã‚¤ãƒŠãƒŸãƒƒã‚¯é…åˆ—ã® `size()` åˆ¶ç´„ã‚’å‡¦ç†ã§ããªã„å¯èƒ½æ€§

### æ¤œè¨¼æ–¹æ³•

**ãƒ†ã‚¹ãƒˆã‚³ãƒãƒ³ãƒ‰:**
```powershell
python mcp_server/mcp_client.py --workspace . --tool run_uvm_simulation_batch --test-name uart_axi4_basic_test --compile-timeout 180 --timeout 300 --verbosity UVM_MEDIUM
```

**ç¢ºèªãƒã‚¤ãƒ³ãƒˆ:**
1. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ­ã‚°ã«`-uvm 1.2`ã‚ªãƒ—ã‚·ãƒ§ãƒ³ãŒè¡¨ç¤ºã•ã‚Œã‚‹
2. å®Ÿè¡Œæ™‚ã«876nsã‚’è¶…ãˆã¦é€²è¡Œã™ã‚‹
3. ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ã®`body()`ã‚¿ã‚¹ã‚¯ãŒå®Œäº†ã™ã‚‹
4. `UVM_ERROR: 0`, `TEST PASSED`ãŒè¡¨ç¤ºã•ã‚Œã‚‹

---

## ğŸ“ æŠ€è¡“çš„è©³ç´°

### ãªãœ`-uvm 1.2`ãŒ2ç®‡æ‰€å¿…è¦ã‹

1. **ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ (`-uvm 1.2`)**:
   - UVMãƒ©ã‚¤ãƒ–ãƒ©ãƒªã®ãƒ©ãƒ³ã‚¿ã‚¤ãƒ åˆæœŸåŒ–
   - DPIé–¢æ•°ã®ç™»éŒ² (UVM_NO_DPIãƒ¢ãƒ¼ãƒ‰ã§ã‚‚å¿…è¦)
   - TLMé€šä¿¡ãƒ¡ã‚«ãƒ‹ã‚ºãƒ ã®æœ‰åŠ¹åŒ–

2. **dsim_config.f (`-uvm 1.2`)**:
   - ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚ã®UVMãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã‚¤ãƒ³ãƒãƒ¼ãƒˆ
   - UVMãƒã‚¯ãƒ­ã®å±•é–‹
   - UVMå‹å®šç¾©ã®èªè­˜

### `-top`ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã®é‡è¦æ€§

```bash
-top work.uart_axi4_tb_top
```

- **work**: SystemVerilogã®ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆãƒ©ã‚¤ãƒ–ãƒ©ãƒªå
- **uart_axi4_tb_top**: ãƒˆãƒƒãƒ—ãƒ¬ãƒ™ãƒ«ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å
- DSIMã«æ˜ç¤ºçš„ã«ã‚¨ãƒ³ãƒˆãƒªãƒ¼ãƒã‚¤ãƒ³ãƒˆã‚’æŒ‡å®š
- è¤‡æ•°ã®ãƒˆãƒƒãƒ—ãƒ¬ãƒ™ãƒ«ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãŒã‚ã‚‹å ´åˆã®æ›–æ˜§æ€§ã‚’æ’é™¤

---

## âš ï¸ é‡è¦ãªæ³¨æ„äº‹é …

### compile/runã®2æ®µéšå®Ÿè¡Œ

DSIMå…¬å¼ã§ã¯2æ®µéšå®Ÿè¡Œã‚’æ¨å¥¨:

```powershell
# Step 1: Compile + Elaborate + Generate Image
dsim -top work.top -genimage image -uvm 1.2 -f dsim_config.f

# Step 2: Run from pre-compiled image  
dsim -image image -uvm 1.2 +UVM_TESTNAME=test_name
```

**ãƒ¡ãƒªãƒƒãƒˆ:**
- ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã¯1å›ã®ã¿ (é«˜é€ŸåŒ–)
- è¤‡æ•°ãƒ†ã‚¹ãƒˆã‚’åŒã˜ã‚¤ãƒ¡ãƒ¼ã‚¸ã‹ã‚‰å®Ÿè¡Œå¯èƒ½
- ãƒ‡ãƒãƒƒã‚°æ™‚ã®åå¾©ãŒé«˜é€Ÿ

**ç¾åœ¨ã®MCPå®Ÿè£…:**
- `mode="compile"`: `-genimage compiled_image -uvm 1.2`
- `mode="run"`: `-image compiled_image -uvm 1.2`
- `mode="batch"`: ä¸¡æ–¹ã‚’è‡ªå‹•å®Ÿè¡Œ (æ¨å¥¨)

---

## ğŸ”„ è¿½åŠ ä¿®æ­£: DSIMåˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼å¯¾å¿œ (2025-10-19 æ›´æ–°)

### å•é¡Œ: åˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ã‚¨ãƒ©ãƒ¼ `=W:[RndFail]`
- DSIM UVM 1.2ã®åˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ã¯**ãƒ€ã‚¤ãƒŠãƒŸãƒƒã‚¯é…åˆ—ã®`size()`åˆ¶ç´„ã‚’å‡¦ç†ã§ããªã„**
- `req.data.size() == 1` ã®ã‚ˆã†ãªåˆ¶ç´„ãŒå¤±æ•—

### è§£æ±ºç­–: äº‹å‰é…åˆ—å‰²ã‚Šå½“ã¦ + è¦ç´ åˆ¶ç´„

**ä¿®æ­£å‰ (Option A - RndFail):**
```systemverilog
`uvm_do_with(req, {
    req.data.size() == 1;  // âŒ DSIMåˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ãŒå‡¦ç†ã§ããªã„
    req.data[0] == 8'h42;
})
```

**ä¿®æ­£å¾Œ (Option Aæ”¹è‰¯):**
```systemverilog
// Step 1: Create transaction
`uvm_create(req)

// Step 2: Pre-allocate dynamic array BEFORE randomization
req.data = new[1];  // åˆ¶ç´„å‰ã«é…åˆ—ã‚µã‚¤ã‚ºç¢ºå®š

// Step 3: Apply constraints (no .size() constraint)
assert(req.randomize() with {
    req.is_write == 1'b1;
    req.addr == 32'h0000_1000;
    req.data[0] == 8'h42;  // âœ… è¦ç´ åˆ¶ç´„ã®ã¿ (sizeåˆ¶ç´„ãªã—)
});

// Step 4: Send to driver
`uvm_send(req)
```

### æŠ€è¡“çš„åˆ©ç‚¹
1. **åˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼äº’æ›**: `.size()`ã‚’ä½¿ã‚ãšè¦ç´ å€¤ã®ã¿åˆ¶ç´„
2. **UVMãƒã‚¯ãƒ­æ´»ç”¨**: `uvm_create`+`uvm_send`ã§TLMé€šä¿¡ç¢ºä¿
3. **æ˜ç¤ºçš„åˆ¶å¾¡**: é…åˆ—ã‚µã‚¤ã‚ºã‚’äº‹å‰ç¢ºå®šã—ã¦ã‹ã‚‰åˆ¶ç´„é©ç”¨

## ğŸ”„ æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—

1. **å³åº§ã«å®Ÿè¡Œ**: ä¿®æ­£å¾Œã®ã‚³ãƒ¼ãƒ‰ã§ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
2. **ãƒ­ã‚°ç¢ºèª**: `=W:[RndFail]`ã‚¨ãƒ©ãƒ¼ãŒè§£æ¶ˆã•ã‚Œã‚‹ã‹ç¢ºèª
3. **æˆåŠŸæ™‚**: ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ãŒå®Œäº†ã—`UVM_ERROR: 0`ã‚’é”æˆ
4. **å¤±æ•—æ™‚**: 
   - åˆ¶ç´„ã‚½ãƒ«ãƒãƒ¼ã®è©³ç´°ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ç¢ºèª
   - ä»–ã®åˆ¶ç´„æ§‹æ–‡ã®äº’æ›æ€§æ¤œè¨¼

---

## ğŸ“š å‚è€ƒè³‡æ–™

- [DSIMå…¬å¼: Use UVM in DSim Studio](https://help.metrics.ca/support/solutions/articles/154000154284-how-to-use-uvm-in-dsim-studio)
- [UVM Hello World ã‚µãƒ³ãƒ—ãƒ«](https://github.com/metrics-ca/uvm-hello-world)
- DSIM ãƒãƒ¼ã‚¸ãƒ§ãƒ³: 20240422.0.0
- UVM ãƒãƒ¼ã‚¸ãƒ§ãƒ³: 1.2

---

**Status**: âœ… ä¿®æ­£å®Œäº† - ãƒ†ã‚¹ãƒˆå®Ÿè¡Œå¾…ã¡
