// Seed: 4188591711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  bit id_7;
  initial begin : LABEL_0
    id_7 = id_1;
  end
  wire [1  !=  1 : 1  ==  1  &&  1  ===  ~  (  1  )] id_8;
  specify
    (posedge id_9 => (id_10 +: -1'b0 && id_9)) = (id_10  : 1  : 1 - -1, id_1 !=? -1);
    (id_11 => id_12) = (1 | id_7 & 1 == id_12, -1  : id_4  : 1 >> 1);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_8,
      id_8,
      id_6,
      id_2
  );
endmodule
