#Instructions
-fetch:ifqsize 4
-decode:width 4
-issue:width 8
-commit:width 8

#ROB and Load/Store Queue
-ruu:size 512
-lsq:size 256

#Caches
-cache:il1 il1:64:64:16:l
-cache:il2 dl2
-cache:dl1 dl1:64:64:16:l
-cache:dl2 ul2:1024:64:16:l

#DRAM bandwith and latency
-mem:width 32
-mem:lat 348 2

#Integer ALUs
-res:ialu 3 
-res:imult 3 
#Floating Point ALUs
-res:fpalu 2 
-res:fpmult 2 
