#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  2 09:39:42 2020
# Process ID: 20384
# Current directory: C:/RISCV_Assignment/xilinxprj/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9944 C:\RISCV_Assignment\xilinxprj\RISCV\riscv.xpr
# Log file: C:/RISCV_Assignment/xilinxprj/RISCV/vivado.log
# Journal file: C:/RISCV_Assignment/xilinxprj/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/RISCV_Assignment/xilinxprj/RISCV/riscv.xpr
INFO: [Project 1-313] Project file moved from 'C:/RISCV_VivadoVHDLProject_vicilogic_2/xilinxprj/RISCV' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../Users/0004322S/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 679.195 ; gain = 58.176
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  2 09:40:16 2020] Launched synth_1...
Run output will be captured here: C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  2 09:41:15 2020] Launched impl_1...
Run output will be captured here: C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/EX/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/IF/CB32CLEIncValue.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB32CLEIncValue'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/ID/DEC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/RISCV_vicilogic_Package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/EX/EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/ID/ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ID'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/IF/IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/IF/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/MEM/MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/ID/RB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/RISCV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/WB/WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/RISCV_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xelab -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.riscv_vicilogic_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.CB32CLEIncValue [cb32cleincvalue_default]
Compiling architecture comb of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture combinational of entity xil_defaultlib.DEC [dec_default]
Compiling architecture rtl of entity xil_defaultlib.RB [rb_default]
Compiling architecture struct of entity xil_defaultlib.ID [id_default]
Compiling architecture comb of entity xil_defaultlib.ALU [alu_default]
Compiling architecture comb of entity xil_defaultlib.EX [ex_default]
Compiling architecture rtl of entity xil_defaultlib.MEM [mem_default]
Compiling architecture combinational of entity xil_defaultlib.WB [wb_default]
Compiling architecture struct of entity xil_defaultlib.RISCV [riscv_default]
Compiling architecture behavior of entity xil_defaultlib.riscv_tb
Built simulation snapshot RISCV_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_TB_behav -key {Behavioral:sim_1:Functional:RISCV_TB} -tclbatch {RISCV_TB.tcl} -view {C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 763.762 ; gain = 17.781
source RISCV_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: RISC-V simulation start
Time: 54 ns  Iteration: 0  Process: /RISCV_TB/STIM_i  File: C:/RISCV_Assignment/HDLmodel/RISCV_TB.vhd
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 763.762 ; gain = 26.336
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 763.762 ; gain = 26.336
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  2 09:50:57 2020] Launched synth_1...
Run output will be captured here: C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.441 ; gain = 259.059
INFO: [Common 17-344] 'open_run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/IF/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xelab -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.riscv_vicilogic_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.CB32CLEIncValue [cb32cleincvalue_default]
Compiling architecture comb of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture combinational of entity xil_defaultlib.DEC [dec_default]
Compiling architecture rtl of entity xil_defaultlib.RB [rb_default]
Compiling architecture struct of entity xil_defaultlib.ID [id_default]
Compiling architecture comb of entity xil_defaultlib.ALU [alu_default]
Compiling architecture comb of entity xil_defaultlib.EX [ex_default]
Compiling architecture rtl of entity xil_defaultlib.MEM [mem_default]
Compiling architecture combinational of entity xil_defaultlib.WB [wb_default]
Compiling architecture struct of entity xil_defaultlib.RISCV [riscv_default]
Compiling architecture behavior of entity xil_defaultlib.riscv_tb
Built simulation snapshot RISCV_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_TB_behav -key {Behavioral:sim_1:Functional:RISCV_TB} -tclbatch {RISCV_TB.tcl} -view {C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.441 ; gain = 0.000
source RISCV_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: RISC-V simulation start
Time: 54 ns  Iteration: 0  Process: /RISCV_TB/STIM_i  File: C:/RISCV_Assignment/HDLmodel/RISCV_TB.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.441 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.441 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  2 10:14:39 2020] Launched synth_1...
Run output will be captured here: C:/RISCV_Assignment/xilinxprj/RISCV/riscv.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-344] 'open_run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/RISCV_Assignment/HDLmodel/WB/WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xelab -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.riscv_vicilogic_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.CB32CLEIncValue [cb32cleincvalue_default]
Compiling architecture comb of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture combinational of entity xil_defaultlib.DEC [dec_default]
Compiling architecture rtl of entity xil_defaultlib.RB [rb_default]
Compiling architecture struct of entity xil_defaultlib.ID [id_default]
Compiling architecture comb of entity xil_defaultlib.ALU [alu_default]
Compiling architecture comb of entity xil_defaultlib.EX [ex_default]
Compiling architecture rtl of entity xil_defaultlib.MEM [mem_default]
Compiling architecture combinational of entity xil_defaultlib.WB [wb_default]
Compiling architecture struct of entity xil_defaultlib.RISCV [riscv_default]
Compiling architecture behavior of entity xil_defaultlib.riscv_tb
Built simulation snapshot RISCV_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_TB_behav -key {Behavioral:sim_1:Functional:RISCV_TB} -tclbatch {RISCV_TB.tcl} -view {C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg
source RISCV_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: RISC-V simulation start
Time: 54 ns  Iteration: 0  Process: /RISCV_TB/STIM_i  File: C:/RISCV_Assignment/HDLmodel/RISCV_TB.vhd
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1189.637 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
"xelab -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/RISCV_Assignment/xilinxprj/RISCV/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_TB_behav -key {Behavioral:sim_1:Functional:RISCV_TB} -tclbatch {RISCV_TB.tcl} -view {C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/RISCV_Assignment/xilinxprj/RISCV/simulation/RISCV_TB_behav.wcfg
source RISCV_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: RISC-V simulation start
Time: 54 ns  Iteration: 0  Process: /RISCV_TB/STIM_i  File: C:/RISCV_Assignment/HDLmodel/RISCV_TB.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1837.109 ; gain = 266.453
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1837.109 ; gain = 266.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 10:54:02 2020...
