{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743796958958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743796958959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 17:02:38 2025 " "Processing started: Fri Apr 04 17:02:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743796958959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796958959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-10-03 -c Projeto-10-03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-10-03 -c Projeto-10-03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796958959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743796959472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743796959472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclockfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclockfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClockFPGA " "Found entity 1: divisorClockFPGA" {  } { { "divisorClockFPGA.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/divisorClockFPGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux4_1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeds3.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeds3.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs3 " "Found entity 1: memoriaLEDs3" {  } { { "memoriaLEDs3.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoriaLEDs3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeds2.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeds2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs2 " "Found entity 1: memoriaLEDs2" {  } { { "memoriaLEDs2.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoriaLEDs2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeds1.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeds1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs1 " "Found entity 1: memoriaLEDs1" {  } { { "memoriaLEDs1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoriaLEDs1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeds0.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeds0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs0 " "Found entity 1: memoriaLEDs0" {  } { { "memoriaLEDs0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoriaLEDs0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriafacil.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriafacil.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaFacil " "Found entity 1: memoriaFacil" {  } { { "memoriaFacil.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoriaFacil.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria3.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria3.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria3 " "Found entity 1: memoria3" {  } { { "memoria3.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoria3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria2.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria2 " "Found entity 1: memoria2" {  } { { "memoria2.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoria2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria1.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria1 " "Found entity 1: memoria1" {  } { { "memoria1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoria1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria0.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria0 " "Found entity 1: memoria0" {  } { { "memoria0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoria0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormaismenos.v 1 1 " "Found 1 design units, including 1 entities, in source file contadormaismenos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorMaisMenos " "Found entity 1: contadorMaisMenos" {  } { { "contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/contadorMaisMenos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/divisorClock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymem.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMem " "Found entity 1: displayMem" {  } { { "displayMem.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/displayMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadoracertos.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadoracertos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorAcertos " "Found entity 1: decodificadorAcertos" {  } { { "decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/decodificadorAcertos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971711 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryTObcd.v(17) " "Verilog HDL information at binaryTObcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/binaryTObcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743796971713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryTObcd " "Found entity 1: binaryTObcd" {  } { { "binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/binaryTObcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(94) " "Verilog HDL information at unidade_controle.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/unidade_controle.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743796971716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "tb1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/tb1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/somador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_1.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "registrador_1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/registrador_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neurosync.v 1 1 " "Found 1 design units, including 1 entities, in source file neurosync.v" { { "Info" "ISGN_ENTITY_NAME" "1 neurosync " "Found entity 1: neurosync" {  } { { "neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/neurosync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file full_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_edge_detector " "Found entity 1: full_edge_detector" {  } { { "full_edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/full_edge_detector.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/contador_163.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigand.v 1 1 " "Found 1 design units, including 1 entities, in source file bigand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bigAND " "Found entity 1: bigAND" {  } { { "bigAND.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/bigAND.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743796971762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796971762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acertoAnterior fluxo_dados.v(428) " "Verilog HDL Implicit Net warning at fluxo_dados.v(428): created implicit net for \"acertoAnterior\"" {  } { { "fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 428 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neurosync " "Elaborating entity \"neurosync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743796971867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "neurosync.v" "UC" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/neurosync.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "neurosync.v" "FD" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/neurosync.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acertoAnterior fluxo_dados.v(428) " "Verilog HDL or VHDL warning at fluxo_dados.v(428): object \"acertoAnterior\" assigned a value but never read" {  } { { "fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743796971950 "|neurosync|fluxo_dados:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fluxo_dados.v(428) " "Verilog HDL assignment warning at fluxo_dados.v(428): truncated value with size 4 to match size of target (1)" {  } { { "fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743796971950 "|neurosync|fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detectorMais " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detectorMais\"" {  } { { "fluxo_dados.v" "detectorMais" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMaisMenos fluxo_dados:FD\|contadorMaisMenos:contadorModo " "Elaborating entity \"contadorMaisMenos\" for hierarchy \"fluxo_dados:FD\|contadorMaisMenos:contadorModo\"" {  } { { "fluxo_dados.v" "contadorModo" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorMaisMenos.v(14) " "Verilog HDL assignment warning at contadorMaisMenos.v(14): truncated value with size 32 to match size of target (2)" {  } { { "contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/contadorMaisMenos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743796971959 "|neurosync|fluxo_dados:FD|contadorMaisMenos:contadorModo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorMaisMenos.v(16) " "Verilog HDL assignment warning at contadorMaisMenos.v(16): truncated value with size 32 to match size of target (2)" {  } { { "contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/contadorMaisMenos.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743796971959 "|neurosync|fluxo_dados:FD|contadorMaisMenos:contadorModo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClock fluxo_dados:FD\|divisorClock:divisorClock " "Elaborating entity \"divisorClock\" for hierarchy \"fluxo_dados:FD\|divisorClock:divisorClock\"" {  } { { "fluxo_dados.v" "divisorClock" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divisorClock.v(20) " "Verilog HDL assignment warning at divisorClock.v(20): truncated value with size 32 to match size of target (10)" {  } { { "divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/divisorClock.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743796971963 "|neurosync|fluxo_dados:FD|divisorClock:divisorClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorTimeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorTimeout\"" {  } { { "fluxo_dados.v" "contadorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:subtratorTimer7Seg " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:subtratorTimer7Seg\"" {  } { { "fluxo_dados.v" "subtratorTimer7Seg" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryTObcd fluxo_dados:FD\|binaryTObcd:binaryTObcd " "Elaborating entity \"binaryTObcd\" for hierarchy \"fluxo_dados:FD\|binaryTObcd:binaryTObcd\"" {  } { { "fluxo_dados.v" "binaryTObcd" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMem fluxo_dados:FD\|displayMem:displayMem " "Elaborating entity \"displayMem\" for hierarchy \"fluxo_dados:FD\|displayMem:displayMem\"" {  } { { "fluxo_dados.v" "displayMem" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorLedsON " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorLedsON\"" {  } { { "fluxo_dados.v" "contadorLedsON" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorPiscadas " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorPiscadas\"" {  } { { "fluxo_dados.v" "contadorPiscadas" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contadorS " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contadorS\"" {  } { { "fluxo_dados.v" "contadorS" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorAcertos fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos " "Elaborating entity \"decodificadorAcertos\" for hierarchy \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\"" {  } { { "fluxo_dados.v" "decodificadorAcertos" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior\"" {  } { { "fluxo_dados.v" "comparador_jogadaAtual_acertoAnterior" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs0 fluxo_dados:FD\|memoriaLEDs0:memoriaLEDs0 " "Elaborating entity \"memoriaLEDs0\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs0:memoriaLEDs0\"" {  } { { "fluxo_dados.v" "memoriaLEDs0" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs1 fluxo_dados:FD\|memoriaLEDs1:memoriaLEDs1 " "Elaborating entity \"memoriaLEDs1\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs1:memoriaLEDs1\"" {  } { { "fluxo_dados.v" "memoriaLEDs1" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs2 fluxo_dados:FD\|memoriaLEDs2:memoriaLEDs2 " "Elaborating entity \"memoriaLEDs2\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs2:memoriaLEDs2\"" {  } { { "fluxo_dados.v" "memoriaLEDs2" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs3 fluxo_dados:FD\|memoriaLEDs3:memoriaLEDs3 " "Elaborating entity \"memoriaLEDs3\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs3:memoriaLEDs3\"" {  } { { "fluxo_dados.v" "memoriaLEDs3" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria0 fluxo_dados:FD\|memoria0:memoria0 " "Elaborating entity \"memoria0\" for hierarchy \"fluxo_dados:FD\|memoria0:memoria0\"" {  } { { "fluxo_dados.v" "memoria0" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971991 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memoria0.v(10) " "Verilog HDL Case Statement information at memoria0.v(10): all case item expressions in this case statement are onehot" {  } { { "memoria0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/memoria0.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743796971993 "|neurosync|fluxo_dados:FD|memoria0:memoria0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria1 fluxo_dados:FD\|memoria1:memoria1 " "Elaborating entity \"memoria1\" for hierarchy \"fluxo_dados:FD\|memoria1:memoria1\"" {  } { { "fluxo_dados.v" "memoria1" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria2 fluxo_dados:FD\|memoria2:memoria2 " "Elaborating entity \"memoria2\" for hierarchy \"fluxo_dados:FD\|memoria2:memoria2\"" {  } { { "fluxo_dados.v" "memoria2" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria3 fluxo_dados:FD\|memoria3:memoria3 " "Elaborating entity \"memoria3\" for hierarchy \"fluxo_dados:FD\|memoria3:memoria3\"" {  } { { "fluxo_dados.v" "memoria3" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 fluxo_dados:FD\|mux_4x1:muxLEDS " "Elaborating entity \"mux_4x1\" for hierarchy \"fluxo_dados:FD\|mux_4x1:muxLEDS\"" {  } { { "fluxo_dados.v" "muxLEDS" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registrador\"" {  } { { "fluxo_dados.v" "registrador" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796971999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigAND fluxo_dados:FD\|bigAND:expectedANDbotoes " "Elaborating entity \"bigAND\" for hierarchy \"fluxo_dados:FD\|bigAND:expectedANDbotoes\"" {  } { { "fluxo_dados.v" "expectedANDbotoes" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796972001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1 fluxo_dados:FD\|registrador_1:registradorTimeout " "Elaborating entity \"registrador_1\" for hierarchy \"fluxo_dados:FD\|registrador_1:registradorTimeout\"" {  } { { "fluxo_dados.v" "registradorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796972003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg fluxo_dados:FD\|hexa7seg:hex3_converter " "Elaborating entity \"hexa7seg\" for hierarchy \"fluxo_dados:FD\|hexa7seg:hex3_converter\"" {  } { { "fluxo_dados.v" "hex3_converter" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/fluxo_dados.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796972005 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[0\] " "Converted tri-state buffer \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[0\]\" feeding internal logic into a wire" {  } { { "decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/decodificadorAcertos.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1743796973331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[1\] " "Converted tri-state buffer \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[1\]\" feeding internal logic into a wire" {  } { { "decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/decodificadorAcertos.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1743796973331 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1743796973331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743796973727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/neurosync.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743796974715 "|neurosync|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/neurosync.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743796974715 "|neurosync|HEX1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743796974715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743796974936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743796975539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/output_files/Projeto-10-03.map.smsg " "Generated suppressed messages file C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto-02-04_restored/output_files/Projeto-10-03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796975813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743796976455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743796976455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743796977171 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743796977171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743796977171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743796977171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743796977214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 17:02:57 2025 " "Processing ended: Fri Apr 04 17:02:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743796977214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743796977214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743796977214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743796977214 ""}
