-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_design_v_mix_0_0_VMixHlsDataFlowFunction is
port (
    HwReg_width_val : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_height_val : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_background_Y_R_val12 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_background_U_G_val13 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_background_V_B_val14 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerEnable_val16 : IN STD_LOGIC_VECTOR (2 downto 0);
    HwReg_layerEnableFlag_0_val : IN STD_LOGIC_VECTOR (0 downto 0);
    HwReg_layerEnableFlag_1_val : IN STD_LOGIC_VECTOR (0 downto 0);
    HwReg_layerEnableFlag_2_val : IN STD_LOGIC_VECTOR (0 downto 0);
    HwReg_layerStartX_1_val17 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartX_2_val18 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_1_val19 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_2_val20 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerWidth_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerWidth_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerHeight_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerHeight_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerScaleFactor_1_val25 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerScaleFactor_2_val26 : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video2_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video2_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video2_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video2_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video2_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video2_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video2_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    HwReg_layerEnable_val16_ap_vld : IN STD_LOGIC;
    HwReg_layerStartX_1_val17_ap_vld : IN STD_LOGIC;
    HwReg_layerStartX_2_val18_ap_vld : IN STD_LOGIC;
    HwReg_layerStartY_1_val19_ap_vld : IN STD_LOGIC;
    HwReg_layerStartY_2_val20_ap_vld : IN STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_ap_vld : IN STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    s_axis_video_TVALID : IN STD_LOGIC;
    s_axis_video_TREADY : OUT STD_LOGIC;
    HwReg_height_val_ap_vld : IN STD_LOGIC;
    HwReg_width_val_ap_vld : IN STD_LOGIC;
    HwReg_layerEnableFlag_0_val_ap_vld : IN STD_LOGIC;
    s_axis_video1_TVALID : IN STD_LOGIC;
    s_axis_video1_TREADY : OUT STD_LOGIC;
    HwReg_layerHeight_1_val_ap_vld : IN STD_LOGIC;
    HwReg_layerWidth_1_val_ap_vld : IN STD_LOGIC;
    HwReg_layerEnableFlag_1_val_ap_vld : IN STD_LOGIC;
    HwReg_background_Y_R_val12_ap_vld : IN STD_LOGIC;
    HwReg_background_U_G_val13_ap_vld : IN STD_LOGIC;
    HwReg_background_V_B_val14_ap_vld : IN STD_LOGIC;
    s_axis_video2_TVALID : IN STD_LOGIC;
    s_axis_video2_TREADY : OUT STD_LOGIC;
    HwReg_layerHeight_2_val_ap_vld : IN STD_LOGIC;
    HwReg_layerWidth_2_val_ap_vld : IN STD_LOGIC;
    HwReg_layerEnableFlag_2_val_ap_vld : IN STD_LOGIC;
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of main_design_v_mix_0_0_VMixHlsDataFlowFunction is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_start_full_n : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerEnable_val16_c12_din : STD_LOGIC_VECTOR (2 downto 0);
    signal entry_proc_U0_HwReg_layerEnable_val16_c12_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerStartX_1_val17_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_HwReg_layerStartX_1_val17_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerStartX_2_val18_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_HwReg_layerStartX_2_val18_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerStartY_1_val19_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_HwReg_layerStartY_1_val19_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerStartY_2_val20_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_HwReg_layerStartY_2_val20_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_din : STD_LOGIC_VECTOR (7 downto 0);
    signal entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_din : STD_LOGIC_VECTOR (7 downto 0);
    signal entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_ap_start : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_ap_done : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_start_out : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_start_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_s_axis_video_TREADY : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_srcLayer0_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2MultiPixStream_1_U0_srcLayer0_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_din : STD_LOGIC_VECTOR (0 downto 0);
    signal AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_ap_start : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_ap_done : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_ap_continue : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_ap_idle : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_ap_ready : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_start_out : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_start_write : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_srcLayer0_read : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_layerEnableFlag_read : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_write : STD_LOGIC;
    signal v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_write : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_ap_start : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_ap_done : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_ap_continue : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_ap_idle : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_ap_ready : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_start_out : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_start_write : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_srcLayer0Yuv422_read : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_layerEnableFlag_read : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_srcLayer0Yuv_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_422_to_444_false_3_U0_srcLayer0Yuv_write : STD_LOGIC;
    signal v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_ap_start : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_ap_done : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_ap_continue : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_ap_idle : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_ap_ready : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_srcLayer0Yuv_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_layerEnableFlag_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_4_U0_outLayer0_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_yuv2rgb_false_4_U0_outLayer0_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_ap_start : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_ap_done : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_start_out : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_start_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_s_axis_video1_TREADY : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_srcLayer1_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2MultiPixStream_5_U0_srcLayer1_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_din : STD_LOGIC_VECTOR (0 downto 0);
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_din : STD_LOGIC_VECTOR (15 downto 0);
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_din : STD_LOGIC_VECTOR (15 downto 0);
    signal AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_write : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_ap_start : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_ap_done : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_ap_continue : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_ap_idle : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_ap_ready : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_start_out : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_start_write : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_srcLayer1_read : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_write : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_write : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_write : STD_LOGIC;
    signal v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_write : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_ap_start : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_ap_done : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_ap_continue : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_ap_idle : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_ap_ready : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_start_out : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_start_write : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_srcLayer1Yuv422_read : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_srcLayer1Yuv_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_422_to_444_false_7_U0_srcLayer1Yuv_write : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_write : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_write : STD_LOGIC;
    signal v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_ap_start : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_ap_done : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_ap_continue : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_ap_idle : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_ap_ready : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_start_out : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_start_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_srcLayer1Yuv_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_write : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_ap_start : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_ap_done : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_ap_continue : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_ap_idle : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_ap_ready : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_srcLayer1Rgb_read : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_read : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_read : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_HwReg_layerEnableFlag_1_val_read : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_srcLayer1x_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_upsample_false_9_U0_srcLayer1x_write : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_write : STD_LOGIC;
    signal v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_write : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_ap_start : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_ap_done : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_outLayer0_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_srcLayer1x_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerStartX_1_val17_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerStartY_1_val19_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerWidth_1_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerHeight_1_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_outLayer1_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_core_alpha_false_false_U0_outLayer1_write : STD_LOGIC;
    signal v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_din : STD_LOGIC_VECTOR (2 downto 0);
    signal v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_done : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_start_out : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_start_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_s_axis_video2_TREADY : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_srcLayer2_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2MultiPixStream_U0_srcLayer2_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_din : STD_LOGIC_VECTOR (0 downto 0);
    signal AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_din : STD_LOGIC_VECTOR (15 downto 0);
    signal AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_din : STD_LOGIC_VECTOR (15 downto 0);
    signal AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_write : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_ap_start : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_ap_done : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_start_out : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_start_write : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_srcLayer2_read : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_read : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_srcLayer2Yuv422_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_420_to_422_false_U0_srcLayer2Yuv422_write : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_write : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_write : STD_LOGIC;
    signal v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_write : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_ap_start : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_ap_done : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_start_out : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_start_write : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_srcLayer2Yuv422_read : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_read : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_srcLayer2Yuv_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_422_to_444_false_U0_srcLayer2Yuv_write : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_write : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_write : STD_LOGIC;
    signal v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_ap_start : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_ap_done : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_start_out : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_start_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_srcLayer2Yuv_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_read : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_srcLayer2Rgb_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_yuv2rgb_false_U0_srcLayer2Rgb_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_din : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_write : STD_LOGIC;
    signal v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_write : STD_LOGIC;
    signal v_mix_upsample_false_U0_ap_start : STD_LOGIC;
    signal v_mix_upsample_false_U0_ap_done : STD_LOGIC;
    signal v_mix_upsample_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_upsample_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_upsample_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_upsample_false_U0_srcLayer2Rgb_read : STD_LOGIC;
    signal v_mix_upsample_false_U0_HwReg_layerHeight_2_val_read : STD_LOGIC;
    signal v_mix_upsample_false_U0_HwReg_layerWidth_2_val_read : STD_LOGIC;
    signal v_mix_upsample_false_U0_HwReg_layerEnableFlag_2_val_read : STD_LOGIC;
    signal v_mix_upsample_false_U0_srcLayer2x_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_upsample_false_U0_srcLayer2x_write : STD_LOGIC;
    signal v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_write : STD_LOGIC;
    signal v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_write : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_ap_start : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_ap_done : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_ap_continue : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_ap_idle : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_ap_ready : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_start_out : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_start_write : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_outLayer1_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_srcLayer2x_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_6_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_9_2_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_10_2_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_11_2_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_12_2_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : STD_LOGIC;
    signal v_mix_core_alpha_false_false_10_U0_outLayer2_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_core_alpha_false_false_10_U0_outLayer2_write : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_ap_start : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_ap_done : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_start_out : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_start_write : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_outLayer2_read : STD_LOGIC;
    signal v_mix_rgb2yuv_false_U0_outYuv_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_rgb2yuv_false_U0_outYuv_write : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_ap_start : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_ap_done : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_start_out : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_start_write : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_outYuv_read : STD_LOGIC;
    signal v_mix_444_to_422_false_U0_out422_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_444_to_422_false_U0_out422_write : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_ap_start : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_ap_done : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_ap_continue : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_ap_idle : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_ap_ready : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_start_out : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_start_write : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_out422_read : STD_LOGIC;
    signal v_mix_422_to_420_false_U0_out420_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_mix_422_to_420_false_U0_out420_write : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_continue : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_idle : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_out420_read : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TVALID : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnable_val16_c12_full_n : STD_LOGIC;
    signal HwReg_layerEnable_val16_c12_dout : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnable_val16_c12_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerEnable_val16_c12_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerEnable_val16_c12_empty_n : STD_LOGIC;
    signal HwReg_layerStartX_1_val17_c_full_n : STD_LOGIC;
    signal HwReg_layerStartX_1_val17_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartX_1_val17_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartX_1_val17_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartX_1_val17_c_empty_n : STD_LOGIC;
    signal HwReg_layerStartX_2_val18_c_full_n : STD_LOGIC;
    signal HwReg_layerStartX_2_val18_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartX_2_val18_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartX_2_val18_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartX_2_val18_c_empty_n : STD_LOGIC;
    signal HwReg_layerStartY_1_val19_c_full_n : STD_LOGIC;
    signal HwReg_layerStartY_1_val19_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartY_1_val19_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartY_1_val19_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartY_1_val19_c_empty_n : STD_LOGIC;
    signal HwReg_layerStartY_2_val20_c_full_n : STD_LOGIC;
    signal HwReg_layerStartY_2_val20_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartY_2_val20_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartY_2_val20_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerStartY_2_val20_c_empty_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_1_val25_c_full_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_1_val25_c_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_layerScaleFactor_1_val25_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerScaleFactor_1_val25_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerScaleFactor_1_val25_c_empty_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_2_val26_c_full_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_2_val26_c_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_layerScaleFactor_2_val26_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerScaleFactor_2_val26_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal HwReg_layerScaleFactor_2_val26_c_empty_n : STD_LOGIC;
    signal srcLayer0_full_n : STD_LOGIC;
    signal srcLayer0_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c14_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c14_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_0_val_c14_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c14_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c14_empty_n : STD_LOGIC;
    signal srcLayer0Yuv422_full_n : STD_LOGIC;
    signal srcLayer0Yuv422_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer0Yuv422_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0Yuv422_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0Yuv422_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c13_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c13_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_0_val_c13_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c13_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c13_empty_n : STD_LOGIC;
    signal srcLayer0Yuv_full_n : STD_LOGIC;
    signal srcLayer0Yuv_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer0Yuv_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0Yuv_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer0Yuv_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_0_val_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_0_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_0_val_c_empty_n : STD_LOGIC;
    signal outLayer0_full_n : STD_LOGIC;
    signal outLayer0_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal outLayer0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer0_empty_n : STD_LOGIC;
    signal srcLayer1_full_n : STD_LOGIC;
    signal srcLayer1_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c17_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c17_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_1_val_c17_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c17_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c17_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c24_full_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_1_val_c24_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c24_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c24_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c32_full_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c32_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_1_val_c32_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c32_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c32_empty_n : STD_LOGIC;
    signal srcLayer1Yuv422_full_n : STD_LOGIC;
    signal srcLayer1Yuv422_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer1Yuv422_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Yuv422_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Yuv422_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c16_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c16_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_1_val_c16_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c16_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c16_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c23_full_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_1_val_c23_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c23_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c23_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c31_full_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_1_val_c31_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c31_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c31_empty_n : STD_LOGIC;
    signal srcLayer1Yuv_full_n : STD_LOGIC;
    signal srcLayer1Yuv_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer1Yuv_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Yuv_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Yuv_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c15_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c15_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_1_val_c15_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c15_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c15_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c22_full_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_1_val_c22_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c22_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c22_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c30_full_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c30_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_1_val_c30_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c30_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c30_empty_n : STD_LOGIC;
    signal srcLayer1Rgb_full_n : STD_LOGIC;
    signal srcLayer1Rgb_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer1Rgb_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Rgb_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1Rgb_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_val_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_1_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_1_val_c_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c21_full_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_1_val_c21_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c21_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c21_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c29_full_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_1_val_c29_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c29_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c29_empty_n : STD_LOGIC;
    signal srcLayer1x_full_n : STD_LOGIC;
    signal srcLayer1x_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer1x_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1x_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer1x_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c_full_n : STD_LOGIC;
    signal HwReg_layerWidth_1_val_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_1_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_1_val_c_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c_full_n : STD_LOGIC;
    signal HwReg_layerHeight_1_val_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_1_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_1_val_c_empty_n : STD_LOGIC;
    signal outLayer1_full_n : STD_LOGIC;
    signal outLayer1_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal outLayer1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer1_empty_n : STD_LOGIC;
    signal HwReg_layerEnable_val16_c_full_n : STD_LOGIC;
    signal HwReg_layerEnable_val16_c_dout : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnable_val16_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnable_val16_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnable_val16_c_empty_n : STD_LOGIC;
    signal srcLayer2_full_n : STD_LOGIC;
    signal srcLayer2_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c20_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c20_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_2_val_c20_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c20_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c20_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c28_full_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c28_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_2_val_c28_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c28_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c28_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c36_full_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c36_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_2_val_c36_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c36_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c36_empty_n : STD_LOGIC;
    signal srcLayer2Yuv422_full_n : STD_LOGIC;
    signal srcLayer2Yuv422_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer2Yuv422_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Yuv422_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Yuv422_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c19_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c19_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_2_val_c19_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c19_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c19_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c27_full_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_2_val_c27_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c27_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c27_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c35_full_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c35_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_2_val_c35_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c35_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c35_empty_n : STD_LOGIC;
    signal srcLayer2Yuv_full_n : STD_LOGIC;
    signal srcLayer2Yuv_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer2Yuv_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Yuv_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Yuv_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c18_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c18_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_2_val_c18_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c18_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c18_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c26_full_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_2_val_c26_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c26_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c26_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c34_full_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c34_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_2_val_c34_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c34_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c34_empty_n : STD_LOGIC;
    signal srcLayer2Rgb_full_n : STD_LOGIC;
    signal srcLayer2Rgb_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer2Rgb_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Rgb_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2Rgb_empty_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c_full_n : STD_LOGIC;
    signal HwReg_layerEnableFlag_2_val_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_2_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerEnableFlag_2_val_c_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c25_full_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_2_val_c25_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c25_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c25_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c33_full_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c33_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_2_val_c33_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c33_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c33_empty_n : STD_LOGIC;
    signal srcLayer2x_full_n : STD_LOGIC;
    signal srcLayer2x_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal srcLayer2x_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2x_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal srcLayer2x_empty_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c_full_n : STD_LOGIC;
    signal HwReg_layerWidth_2_val_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_2_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerWidth_2_val_c_empty_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c_full_n : STD_LOGIC;
    signal HwReg_layerHeight_2_val_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_2_val_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_layerHeight_2_val_c_empty_n : STD_LOGIC;
    signal outLayer2_full_n : STD_LOGIC;
    signal outLayer2_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal outLayer2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outLayer2_empty_n : STD_LOGIC;
    signal outYuv_full_n : STD_LOGIC;
    signal outYuv_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal outYuv_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outYuv_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outYuv_empty_n : STD_LOGIC;
    signal out422_full_n : STD_LOGIC;
    signal out422_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal out422_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal out422_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal out422_empty_n : STD_LOGIC;
    signal out420_full_n : STD_LOGIC;
    signal out420_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal out420_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal out420_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal out420_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal start_for_v_mix_core_alpha_false_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_core_alpha_false_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_core_alpha_false_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_core_alpha_false_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_core_alpha_false_false_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_core_alpha_false_false_10_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_core_alpha_false_false_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_core_alpha_false_false_10_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_2_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_2_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_3_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_3_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_4_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_4_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_6_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_6_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_7_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_7_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_8_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_8_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_upsample_false_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_upsample_false_9_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_upsample_false_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_upsample_false_9_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_420_to_422_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_420_to_422_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_422_to_444_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_444_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_yuv2rgb_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_yuv2rgb_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_upsample_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_upsample_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_upsample_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_upsample_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_rgb2yuv_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_rgb2yuv_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_rgb2yuv_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_rgb2yuv_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_444_to_422_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_444_to_422_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_444_to_422_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_444_to_422_false_U0_empty_n : STD_LOGIC;
    signal start_for_v_mix_422_to_420_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_420_false_U0_full_n : STD_LOGIC;
    signal start_for_v_mix_422_to_420_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_v_mix_422_to_420_false_U0_empty_n : STD_LOGIC;
    signal start_for_MultiPixStream2AXIvideo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
    signal start_for_MultiPixStream2AXIvideo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2AXIvideo_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_design_v_mix_0_0_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        HwReg_layerEnable_val16 : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_c12_din : OUT STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_c12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerEnable_val16_c12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerEnable_val16_c12_full_n : IN STD_LOGIC;
        HwReg_layerEnable_val16_c12_write : OUT STD_LOGIC;
        HwReg_layerStartX_1_val17 : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartX_1_val17_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartX_1_val17_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_1_val17_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_1_val17_c_full_n : IN STD_LOGIC;
        HwReg_layerStartX_1_val17_c_write : OUT STD_LOGIC;
        HwReg_layerStartX_2_val18 : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartX_2_val18_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartX_2_val18_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_2_val18_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_2_val18_c_full_n : IN STD_LOGIC;
        HwReg_layerStartX_2_val18_c_write : OUT STD_LOGIC;
        HwReg_layerStartY_1_val19 : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartY_1_val19_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartY_1_val19_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_1_val19_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_1_val19_c_full_n : IN STD_LOGIC;
        HwReg_layerStartY_1_val19_c_write : OUT STD_LOGIC;
        HwReg_layerStartY_2_val20 : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartY_2_val20_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartY_2_val20_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_2_val20_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_2_val20_c_full_n : IN STD_LOGIC;
        HwReg_layerStartY_2_val20_c_write : OUT STD_LOGIC;
        HwReg_layerScaleFactor_1_val25 : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerScaleFactor_1_val25_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerScaleFactor_1_val25_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_1_val25_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_1_val25_c_full_n : IN STD_LOGIC;
        HwReg_layerScaleFactor_1_val25_c_write : OUT STD_LOGIC;
        HwReg_layerScaleFactor_2_val26 : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerScaleFactor_2_val26_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerScaleFactor_2_val26_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_2_val26_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_2_val26_c_full_n : IN STD_LOGIC;
        HwReg_layerScaleFactor_2_val26_c_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video_TVALID : IN STD_LOGIC;
        s_axis_video_TREADY : OUT STD_LOGIC;
        s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        srcLayer0_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0_full_n : IN STD_LOGIC;
        srcLayer0_write : OUT STD_LOGIC;
        Height : IN STD_LOGIC_VECTOR (11 downto 0);
        WidthIn : IN STD_LOGIC_VECTOR (11 downto 0);
        layerEnableFlag : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_0_val_c14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_0_val_c14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c14_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_0_val_c14_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_420_to_422_false_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer0_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0_empty_n : IN STD_LOGIC;
        srcLayer0_read : OUT STD_LOGIC;
        height : IN STD_LOGIC_VECTOR (11 downto 0);
        width : IN STD_LOGIC_VECTOR (11 downto 0);
        layerEnableFlag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        layerEnableFlag_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_empty_n : IN STD_LOGIC;
        layerEnableFlag_read : OUT STD_LOGIC;
        srcLayer0Yuv422_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv422_full_n : IN STD_LOGIC;
        srcLayer0Yuv422_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_0_val_c13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_0_val_c13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c13_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_0_val_c13_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_422_to_444_false_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer0Yuv422_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv422_empty_n : IN STD_LOGIC;
        srcLayer0Yuv422_read : OUT STD_LOGIC;
        height : IN STD_LOGIC_VECTOR (11 downto 0);
        width : IN STD_LOGIC_VECTOR (11 downto 0);
        layerEnableFlag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        layerEnableFlag_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_empty_n : IN STD_LOGIC;
        layerEnableFlag_read : OUT STD_LOGIC;
        srcLayer0Yuv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv_full_n : IN STD_LOGIC;
        srcLayer0Yuv_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_0_val_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_0_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_0_val_c_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_0_val_c_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcLayer0Yuv_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer0Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer0Yuv_empty_n : IN STD_LOGIC;
        srcLayer0Yuv_read : OUT STD_LOGIC;
        height : IN STD_LOGIC_VECTOR (11 downto 0);
        width : IN STD_LOGIC_VECTOR (11 downto 0);
        layerEnableFlag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        layerEnableFlag_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layerEnableFlag_empty_n : IN STD_LOGIC;
        layerEnableFlag_read : OUT STD_LOGIC;
        outLayer0_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        outLayer0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer0_full_n : IN STD_LOGIC;
        outLayer0_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video1_TVALID : IN STD_LOGIC;
        s_axis_video1_TREADY : OUT STD_LOGIC;
        s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        srcLayer1_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1_full_n : IN STD_LOGIC;
        srcLayer1_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerEnableFlag_1_val : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_c17_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_c17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c17_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c17_write : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_c24_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_c24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c24_full_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_c24_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_c32_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_c32_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c32_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c32_full_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_c32_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_420_to_422_false_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer1_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1_empty_n : IN STD_LOGIC;
        srcLayer1_read : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_read : OUT STD_LOGIC;
        srcLayer1Yuv422_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv422_full_n : IN STD_LOGIC;
        srcLayer1Yuv422_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c16_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_c16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c16_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c16_write : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_c23_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_c23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c23_full_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_c23_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_c31_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_c31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c31_full_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_c31_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_422_to_444_false_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer1Yuv422_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv422_empty_n : IN STD_LOGIC;
        srcLayer1Yuv422_read : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_read : OUT STD_LOGIC;
        srcLayer1Yuv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv_full_n : IN STD_LOGIC;
        srcLayer1Yuv_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_c15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c15_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c15_write : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_c22_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_c22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c22_full_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_c22_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_c30_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_c30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c30_full_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_c30_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer1Yuv_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Yuv_empty_n : IN STD_LOGIC;
        srcLayer1Yuv_read : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_read : OUT STD_LOGIC;
        srcLayer1Rgb_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Rgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Rgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Rgb_full_n : IN STD_LOGIC;
        srcLayer1Rgb_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_c_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_c_write : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_c21_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_c21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c21_full_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_c21_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_c29_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_c29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c29_full_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_c29_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_upsample_false_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcLayer1Rgb_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1Rgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Rgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1Rgb_empty_n : IN STD_LOGIC;
        srcLayer1Rgb_read : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_1_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_1_val_read : OUT STD_LOGIC;
        srcLayer1x_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1x_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1x_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1x_full_n : IN STD_LOGIC;
        srcLayer1x_write : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_c_full_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_c_write : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_c_full_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_c_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_core_alpha_false_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outLayer0_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        outLayer0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer0_empty_n : IN STD_LOGIC;
        outLayer0_read : OUT STD_LOGIC;
        srcLayer1x_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1x_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1x_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer1x_empty_n : IN STD_LOGIC;
        srcLayer1x_read : OUT STD_LOGIC;
        HwReg_width_val : IN STD_LOGIC_VECTOR (11 downto 0);
        HwReg_height_val : IN STD_LOGIC_VECTOR (11 downto 0);
        HwReg_background_Y_R_val12 : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_background_U_G_val13 : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_background_V_B_val14 : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerEnable_val16_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerEnable_val16_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerEnable_val16_empty_n : IN STD_LOGIC;
        HwReg_layerEnable_val16_read : OUT STD_LOGIC;
        HwReg_layerStartX_1_val17_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartX_1_val17_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_1_val17_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartX_1_val17_empty_n : IN STD_LOGIC;
        HwReg_layerStartX_1_val17_read : OUT STD_LOGIC;
        HwReg_layerStartY_1_val19_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerStartY_1_val19_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_1_val19_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerStartY_1_val19_empty_n : IN STD_LOGIC;
        HwReg_layerStartY_1_val19_read : OUT STD_LOGIC;
        HwReg_layerWidth_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_1_val_read : OUT STD_LOGIC;
        HwReg_layerHeight_1_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_1_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_1_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_1_val_read : OUT STD_LOGIC;
        HwReg_layerScaleFactor_1_val25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        HwReg_layerScaleFactor_1_val25_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_1_val25_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        HwReg_layerScaleFactor_1_val25_empty_n : IN STD_LOGIC;
        HwReg_layerScaleFactor_1_val25_read : OUT STD_LOGIC;
        outLayer1_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        outLayer1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer1_full_n : IN STD_LOGIC;
        outLayer1_write : OUT STD_LOGIC;
        HwReg_layerEnable_val16_c_din : OUT STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnable_val16_c_full_n : IN STD_LOGIC;
        HwReg_layerEnable_val16_c_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_AXIvideo2MultiPixStream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        s_axis_video2_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video2_TVALID : IN STD_LOGIC;
        s_axis_video2_TREADY : OUT STD_LOGIC;
        s_axis_video2_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video2_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video2_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video2_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video2_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video2_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        srcLayer2_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2_full_n : IN STD_LOGIC;
        srcLayer2_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerEnableFlag_2_val : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_c20_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_c20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c20_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c20_write : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_c28_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_c28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c28_full_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_c28_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_c36_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_c36_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c36_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c36_full_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_c36_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_420_to_422_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer2_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2_empty_n : IN STD_LOGIC;
        srcLayer2_read : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_read : OUT STD_LOGIC;
        srcLayer2Yuv422_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv422_full_n : IN STD_LOGIC;
        srcLayer2Yuv422_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c19_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_c19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c19_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c19_write : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_c27_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_c27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c27_full_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_c27_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_c35_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_c35_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c35_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c35_full_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_c35_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_422_to_444_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer2Yuv422_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Yuv422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv422_empty_n : IN STD_LOGIC;
        srcLayer2Yuv422_read : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_read : OUT STD_LOGIC;
        srcLayer2Yuv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv_full_n : IN STD_LOGIC;
        srcLayer2Yuv_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c18_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_c18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c18_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c18_write : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_c26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_c26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c26_full_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_c26_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_c34_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_c34_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c34_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c34_full_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_c34_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_yuv2rgb_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcLayer2Yuv_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Yuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Yuv_empty_n : IN STD_LOGIC;
        srcLayer2Yuv_read : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_read : OUT STD_LOGIC;
        srcLayer2Rgb_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Rgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Rgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Rgb_full_n : IN STD_LOGIC;
        srcLayer2Rgb_write : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_c_full_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_c_write : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_c25_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_c25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c25_full_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_c25_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_c33_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_c33_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c33_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c33_full_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_c33_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_upsample_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcLayer2Rgb_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2Rgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Rgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2Rgb_empty_n : IN STD_LOGIC;
        srcLayer2Rgb_read : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_read : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_read : OUT STD_LOGIC;
        HwReg_layerEnableFlag_2_val_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_layerEnableFlag_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerEnableFlag_2_val_empty_n : IN STD_LOGIC;
        HwReg_layerEnableFlag_2_val_read : OUT STD_LOGIC;
        srcLayer2x_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2x_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2x_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2x_full_n : IN STD_LOGIC;
        srcLayer2x_write : OUT STD_LOGIC;
        HwReg_layerWidth_2_val_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerWidth_2_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerWidth_2_val_c_full_n : IN STD_LOGIC;
        HwReg_layerWidth_2_val_c_write : OUT STD_LOGIC;
        HwReg_layerHeight_2_val_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        HwReg_layerHeight_2_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_layerHeight_2_val_c_full_n : IN STD_LOGIC;
        HwReg_layerHeight_2_val_c_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        outLayer1_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        outLayer1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer1_empty_n : IN STD_LOGIC;
        outLayer1_read : OUT STD_LOGIC;
        srcLayer2x_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcLayer2x_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2x_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        srcLayer2x_empty_n : IN STD_LOGIC;
        srcLayer2x_read : OUT STD_LOGIC;
        hwReg_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
        hwReg_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
        hwReg_6_val_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_6_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_6_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_6_val_empty_n : IN STD_LOGIC;
        hwReg_6_val_read : OUT STD_LOGIC;
        hwReg_9_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        hwReg_9_2_val_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_9_2_val_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_9_2_val_empty_n : IN STD_LOGIC;
        hwReg_9_2_val_read : OUT STD_LOGIC;
        hwReg_10_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        hwReg_10_2_val_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_10_2_val_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_10_2_val_empty_n : IN STD_LOGIC;
        hwReg_10_2_val_read : OUT STD_LOGIC;
        hwReg_11_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        hwReg_11_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_11_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_11_2_val_empty_n : IN STD_LOGIC;
        hwReg_11_2_val_read : OUT STD_LOGIC;
        hwReg_12_2_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        hwReg_12_2_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_12_2_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hwReg_12_2_val_empty_n : IN STD_LOGIC;
        hwReg_12_2_val_read : OUT STD_LOGIC;
        hwReg_13_2_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        hwReg_13_2_val_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_13_2_val_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        hwReg_13_2_val_empty_n : IN STD_LOGIC;
        hwReg_13_2_val_read : OUT STD_LOGIC;
        outLayer2_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        outLayer2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer2_full_n : IN STD_LOGIC;
        outLayer2_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_rgb2yuv_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        outLayer2_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        outLayer2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outLayer2_empty_n : IN STD_LOGIC;
        outLayer2_read : OUT STD_LOGIC;
        height_val : IN STD_LOGIC_VECTOR (11 downto 0);
        width_val : IN STD_LOGIC_VECTOR (11 downto 0);
        outYuv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        outYuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outYuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outYuv_full_n : IN STD_LOGIC;
        outYuv_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_444_to_422_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        outYuv_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        outYuv_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outYuv_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outYuv_empty_n : IN STD_LOGIC;
        outYuv_read : OUT STD_LOGIC;
        height_val : IN STD_LOGIC_VECTOR (11 downto 0);
        width_val : IN STD_LOGIC_VECTOR (11 downto 0);
        out422_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out422_full_n : IN STD_LOGIC;
        out422_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_v_mix_422_to_420_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        out422_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        out422_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out422_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out422_empty_n : IN STD_LOGIC;
        out422_read : OUT STD_LOGIC;
        height_val : IN STD_LOGIC_VECTOR (11 downto 0);
        width_val : IN STD_LOGIC_VECTOR (11 downto 0);
        out420_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out420_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out420_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out420_full_n : IN STD_LOGIC;
        out420_write : OUT STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_MultiPixStream2AXIvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out420_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        out420_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out420_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out420_empty_n : IN STD_LOGIC;
        out420_read : OUT STD_LOGIC;
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        Height : IN STD_LOGIC_VECTOR (11 downto 0);
        WidthOut : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component main_design_v_mix_0_0_fifo_w3_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w16_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w16_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w8_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w8_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w24_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w3_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_fifo_w16_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component main_design_v_mix_0_0_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => entry_proc_U0_start_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        HwReg_layerEnable_val16 => HwReg_layerEnable_val16,
        HwReg_layerEnable_val16_c12_din => entry_proc_U0_HwReg_layerEnable_val16_c12_din,
        HwReg_layerEnable_val16_c12_num_data_valid => HwReg_layerEnable_val16_c12_num_data_valid,
        HwReg_layerEnable_val16_c12_fifo_cap => HwReg_layerEnable_val16_c12_fifo_cap,
        HwReg_layerEnable_val16_c12_full_n => HwReg_layerEnable_val16_c12_full_n,
        HwReg_layerEnable_val16_c12_write => entry_proc_U0_HwReg_layerEnable_val16_c12_write,
        HwReg_layerStartX_1_val17 => HwReg_layerStartX_1_val17,
        HwReg_layerStartX_1_val17_c_din => entry_proc_U0_HwReg_layerStartX_1_val17_c_din,
        HwReg_layerStartX_1_val17_c_num_data_valid => HwReg_layerStartX_1_val17_c_num_data_valid,
        HwReg_layerStartX_1_val17_c_fifo_cap => HwReg_layerStartX_1_val17_c_fifo_cap,
        HwReg_layerStartX_1_val17_c_full_n => HwReg_layerStartX_1_val17_c_full_n,
        HwReg_layerStartX_1_val17_c_write => entry_proc_U0_HwReg_layerStartX_1_val17_c_write,
        HwReg_layerStartX_2_val18 => HwReg_layerStartX_2_val18,
        HwReg_layerStartX_2_val18_c_din => entry_proc_U0_HwReg_layerStartX_2_val18_c_din,
        HwReg_layerStartX_2_val18_c_num_data_valid => HwReg_layerStartX_2_val18_c_num_data_valid,
        HwReg_layerStartX_2_val18_c_fifo_cap => HwReg_layerStartX_2_val18_c_fifo_cap,
        HwReg_layerStartX_2_val18_c_full_n => HwReg_layerStartX_2_val18_c_full_n,
        HwReg_layerStartX_2_val18_c_write => entry_proc_U0_HwReg_layerStartX_2_val18_c_write,
        HwReg_layerStartY_1_val19 => HwReg_layerStartY_1_val19,
        HwReg_layerStartY_1_val19_c_din => entry_proc_U0_HwReg_layerStartY_1_val19_c_din,
        HwReg_layerStartY_1_val19_c_num_data_valid => HwReg_layerStartY_1_val19_c_num_data_valid,
        HwReg_layerStartY_1_val19_c_fifo_cap => HwReg_layerStartY_1_val19_c_fifo_cap,
        HwReg_layerStartY_1_val19_c_full_n => HwReg_layerStartY_1_val19_c_full_n,
        HwReg_layerStartY_1_val19_c_write => entry_proc_U0_HwReg_layerStartY_1_val19_c_write,
        HwReg_layerStartY_2_val20 => HwReg_layerStartY_2_val20,
        HwReg_layerStartY_2_val20_c_din => entry_proc_U0_HwReg_layerStartY_2_val20_c_din,
        HwReg_layerStartY_2_val20_c_num_data_valid => HwReg_layerStartY_2_val20_c_num_data_valid,
        HwReg_layerStartY_2_val20_c_fifo_cap => HwReg_layerStartY_2_val20_c_fifo_cap,
        HwReg_layerStartY_2_val20_c_full_n => HwReg_layerStartY_2_val20_c_full_n,
        HwReg_layerStartY_2_val20_c_write => entry_proc_U0_HwReg_layerStartY_2_val20_c_write,
        HwReg_layerScaleFactor_1_val25 => HwReg_layerScaleFactor_1_val25,
        HwReg_layerScaleFactor_1_val25_c_din => entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_din,
        HwReg_layerScaleFactor_1_val25_c_num_data_valid => HwReg_layerScaleFactor_1_val25_c_num_data_valid,
        HwReg_layerScaleFactor_1_val25_c_fifo_cap => HwReg_layerScaleFactor_1_val25_c_fifo_cap,
        HwReg_layerScaleFactor_1_val25_c_full_n => HwReg_layerScaleFactor_1_val25_c_full_n,
        HwReg_layerScaleFactor_1_val25_c_write => entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_write,
        HwReg_layerScaleFactor_2_val26 => HwReg_layerScaleFactor_2_val26,
        HwReg_layerScaleFactor_2_val26_c_din => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_din,
        HwReg_layerScaleFactor_2_val26_c_num_data_valid => HwReg_layerScaleFactor_2_val26_c_num_data_valid,
        HwReg_layerScaleFactor_2_val26_c_fifo_cap => HwReg_layerScaleFactor_2_val26_c_fifo_cap,
        HwReg_layerScaleFactor_2_val26_c_full_n => HwReg_layerScaleFactor_2_val26_c_full_n,
        HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write);

    AXIvideo2MultiPixStream_1_U0 : component main_design_v_mix_0_0_AXIvideo2MultiPixStream_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => AXIvideo2MultiPixStream_1_U0_ap_start,
        start_full_n => start_for_v_mix_420_to_422_false_2_U0_full_n,
        ap_done => AXIvideo2MultiPixStream_1_U0_ap_done,
        ap_continue => AXIvideo2MultiPixStream_1_U0_ap_continue,
        ap_idle => AXIvideo2MultiPixStream_1_U0_ap_idle,
        ap_ready => AXIvideo2MultiPixStream_1_U0_ap_ready,
        start_out => AXIvideo2MultiPixStream_1_U0_start_out,
        start_write => AXIvideo2MultiPixStream_1_U0_start_write,
        s_axis_video_TDATA => s_axis_video_TDATA,
        s_axis_video_TVALID => s_axis_video_TVALID,
        s_axis_video_TREADY => AXIvideo2MultiPixStream_1_U0_s_axis_video_TREADY,
        s_axis_video_TKEEP => s_axis_video_TKEEP,
        s_axis_video_TSTRB => s_axis_video_TSTRB,
        s_axis_video_TUSER => s_axis_video_TUSER,
        s_axis_video_TLAST => s_axis_video_TLAST,
        s_axis_video_TID => s_axis_video_TID,
        s_axis_video_TDEST => s_axis_video_TDEST,
        srcLayer0_din => AXIvideo2MultiPixStream_1_U0_srcLayer0_din,
        srcLayer0_num_data_valid => srcLayer0_num_data_valid,
        srcLayer0_fifo_cap => srcLayer0_fifo_cap,
        srcLayer0_full_n => srcLayer0_full_n,
        srcLayer0_write => AXIvideo2MultiPixStream_1_U0_srcLayer0_write,
        Height => HwReg_height_val,
        WidthIn => HwReg_width_val,
        layerEnableFlag => HwReg_layerEnableFlag_0_val,
        HwReg_layerEnableFlag_0_val_c14_din => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_din,
        HwReg_layerEnableFlag_0_val_c14_num_data_valid => HwReg_layerEnableFlag_0_val_c14_num_data_valid,
        HwReg_layerEnableFlag_0_val_c14_fifo_cap => HwReg_layerEnableFlag_0_val_c14_fifo_cap,
        HwReg_layerEnableFlag_0_val_c14_full_n => HwReg_layerEnableFlag_0_val_c14_full_n,
        HwReg_layerEnableFlag_0_val_c14_write => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write);

    v_mix_420_to_422_false_2_U0 : component main_design_v_mix_0_0_v_mix_420_to_422_false_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_420_to_422_false_2_U0_ap_start,
        start_full_n => start_for_v_mix_422_to_444_false_3_U0_full_n,
        ap_done => v_mix_420_to_422_false_2_U0_ap_done,
        ap_continue => v_mix_420_to_422_false_2_U0_ap_continue,
        ap_idle => v_mix_420_to_422_false_2_U0_ap_idle,
        ap_ready => v_mix_420_to_422_false_2_U0_ap_ready,
        start_out => v_mix_420_to_422_false_2_U0_start_out,
        start_write => v_mix_420_to_422_false_2_U0_start_write,
        srcLayer0_dout => srcLayer0_dout,
        srcLayer0_num_data_valid => srcLayer0_num_data_valid,
        srcLayer0_fifo_cap => srcLayer0_fifo_cap,
        srcLayer0_empty_n => srcLayer0_empty_n,
        srcLayer0_read => v_mix_420_to_422_false_2_U0_srcLayer0_read,
        height => HwReg_height_val,
        width => HwReg_width_val,
        layerEnableFlag_dout => HwReg_layerEnableFlag_0_val_c14_dout,
        layerEnableFlag_num_data_valid => HwReg_layerEnableFlag_0_val_c14_num_data_valid,
        layerEnableFlag_fifo_cap => HwReg_layerEnableFlag_0_val_c14_fifo_cap,
        layerEnableFlag_empty_n => HwReg_layerEnableFlag_0_val_c14_empty_n,
        layerEnableFlag_read => v_mix_420_to_422_false_2_U0_layerEnableFlag_read,
        srcLayer0Yuv422_din => v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_din,
        srcLayer0Yuv422_num_data_valid => srcLayer0Yuv422_num_data_valid,
        srcLayer0Yuv422_fifo_cap => srcLayer0Yuv422_fifo_cap,
        srcLayer0Yuv422_full_n => srcLayer0Yuv422_full_n,
        srcLayer0Yuv422_write => v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_write,
        HwReg_layerEnableFlag_0_val_c13_din => v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_din,
        HwReg_layerEnableFlag_0_val_c13_num_data_valid => HwReg_layerEnableFlag_0_val_c13_num_data_valid,
        HwReg_layerEnableFlag_0_val_c13_fifo_cap => HwReg_layerEnableFlag_0_val_c13_fifo_cap,
        HwReg_layerEnableFlag_0_val_c13_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
        HwReg_layerEnableFlag_0_val_c13_write => v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_write);

    v_mix_422_to_444_false_3_U0 : component main_design_v_mix_0_0_v_mix_422_to_444_false_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_422_to_444_false_3_U0_ap_start,
        start_full_n => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
        ap_done => v_mix_422_to_444_false_3_U0_ap_done,
        ap_continue => v_mix_422_to_444_false_3_U0_ap_continue,
        ap_idle => v_mix_422_to_444_false_3_U0_ap_idle,
        ap_ready => v_mix_422_to_444_false_3_U0_ap_ready,
        start_out => v_mix_422_to_444_false_3_U0_start_out,
        start_write => v_mix_422_to_444_false_3_U0_start_write,
        srcLayer0Yuv422_dout => srcLayer0Yuv422_dout,
        srcLayer0Yuv422_num_data_valid => srcLayer0Yuv422_num_data_valid,
        srcLayer0Yuv422_fifo_cap => srcLayer0Yuv422_fifo_cap,
        srcLayer0Yuv422_empty_n => srcLayer0Yuv422_empty_n,
        srcLayer0Yuv422_read => v_mix_422_to_444_false_3_U0_srcLayer0Yuv422_read,
        height => HwReg_height_val,
        width => HwReg_width_val,
        layerEnableFlag_dout => HwReg_layerEnableFlag_0_val_c13_dout,
        layerEnableFlag_num_data_valid => HwReg_layerEnableFlag_0_val_c13_num_data_valid,
        layerEnableFlag_fifo_cap => HwReg_layerEnableFlag_0_val_c13_fifo_cap,
        layerEnableFlag_empty_n => HwReg_layerEnableFlag_0_val_c13_empty_n,
        layerEnableFlag_read => v_mix_422_to_444_false_3_U0_layerEnableFlag_read,
        srcLayer0Yuv_din => v_mix_422_to_444_false_3_U0_srcLayer0Yuv_din,
        srcLayer0Yuv_num_data_valid => srcLayer0Yuv_num_data_valid,
        srcLayer0Yuv_fifo_cap => srcLayer0Yuv_fifo_cap,
        srcLayer0Yuv_full_n => srcLayer0Yuv_full_n,
        srcLayer0Yuv_write => v_mix_422_to_444_false_3_U0_srcLayer0Yuv_write,
        HwReg_layerEnableFlag_0_val_c_din => v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_din,
        HwReg_layerEnableFlag_0_val_c_num_data_valid => HwReg_layerEnableFlag_0_val_c_num_data_valid,
        HwReg_layerEnableFlag_0_val_c_fifo_cap => HwReg_layerEnableFlag_0_val_c_fifo_cap,
        HwReg_layerEnableFlag_0_val_c_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
        HwReg_layerEnableFlag_0_val_c_write => v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_write);

    v_mix_yuv2rgb_false_4_U0 : component main_design_v_mix_0_0_v_mix_yuv2rgb_false_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_yuv2rgb_false_4_U0_ap_start,
        ap_done => v_mix_yuv2rgb_false_4_U0_ap_done,
        ap_continue => v_mix_yuv2rgb_false_4_U0_ap_continue,
        ap_idle => v_mix_yuv2rgb_false_4_U0_ap_idle,
        ap_ready => v_mix_yuv2rgb_false_4_U0_ap_ready,
        srcLayer0Yuv_dout => srcLayer0Yuv_dout,
        srcLayer0Yuv_num_data_valid => srcLayer0Yuv_num_data_valid,
        srcLayer0Yuv_fifo_cap => srcLayer0Yuv_fifo_cap,
        srcLayer0Yuv_empty_n => srcLayer0Yuv_empty_n,
        srcLayer0Yuv_read => v_mix_yuv2rgb_false_4_U0_srcLayer0Yuv_read,
        height => HwReg_height_val,
        width => HwReg_width_val,
        layerEnableFlag_dout => HwReg_layerEnableFlag_0_val_c_dout,
        layerEnableFlag_num_data_valid => HwReg_layerEnableFlag_0_val_c_num_data_valid,
        layerEnableFlag_fifo_cap => HwReg_layerEnableFlag_0_val_c_fifo_cap,
        layerEnableFlag_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
        layerEnableFlag_read => v_mix_yuv2rgb_false_4_U0_layerEnableFlag_read,
        outLayer0_din => v_mix_yuv2rgb_false_4_U0_outLayer0_din,
        outLayer0_num_data_valid => outLayer0_num_data_valid,
        outLayer0_fifo_cap => outLayer0_fifo_cap,
        outLayer0_full_n => outLayer0_full_n,
        outLayer0_write => v_mix_yuv2rgb_false_4_U0_outLayer0_write);

    AXIvideo2MultiPixStream_5_U0 : component main_design_v_mix_0_0_AXIvideo2MultiPixStream_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => AXIvideo2MultiPixStream_5_U0_ap_start,
        start_full_n => start_for_v_mix_420_to_422_false_6_U0_full_n,
        ap_done => AXIvideo2MultiPixStream_5_U0_ap_done,
        ap_continue => AXIvideo2MultiPixStream_5_U0_ap_continue,
        ap_idle => AXIvideo2MultiPixStream_5_U0_ap_idle,
        ap_ready => AXIvideo2MultiPixStream_5_U0_ap_ready,
        start_out => AXIvideo2MultiPixStream_5_U0_start_out,
        start_write => AXIvideo2MultiPixStream_5_U0_start_write,
        s_axis_video1_TDATA => s_axis_video1_TDATA,
        s_axis_video1_TVALID => s_axis_video1_TVALID,
        s_axis_video1_TREADY => AXIvideo2MultiPixStream_5_U0_s_axis_video1_TREADY,
        s_axis_video1_TKEEP => s_axis_video1_TKEEP,
        s_axis_video1_TSTRB => s_axis_video1_TSTRB,
        s_axis_video1_TUSER => s_axis_video1_TUSER,
        s_axis_video1_TLAST => s_axis_video1_TLAST,
        s_axis_video1_TID => s_axis_video1_TID,
        s_axis_video1_TDEST => s_axis_video1_TDEST,
        srcLayer1_din => AXIvideo2MultiPixStream_5_U0_srcLayer1_din,
        srcLayer1_num_data_valid => srcLayer1_num_data_valid,
        srcLayer1_fifo_cap => srcLayer1_fifo_cap,
        srcLayer1_full_n => srcLayer1_full_n,
        srcLayer1_write => AXIvideo2MultiPixStream_5_U0_srcLayer1_write,
        HwReg_layerHeight_1_val => HwReg_layerHeight_1_val,
        HwReg_layerWidth_1_val => HwReg_layerWidth_1_val,
        HwReg_layerEnableFlag_1_val => HwReg_layerEnableFlag_1_val,
        HwReg_layerEnableFlag_1_val_c17_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_din,
        HwReg_layerEnableFlag_1_val_c17_num_data_valid => HwReg_layerEnableFlag_1_val_c17_num_data_valid,
        HwReg_layerEnableFlag_1_val_c17_fifo_cap => HwReg_layerEnableFlag_1_val_c17_fifo_cap,
        HwReg_layerEnableFlag_1_val_c17_full_n => HwReg_layerEnableFlag_1_val_c17_full_n,
        HwReg_layerEnableFlag_1_val_c17_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_write,
        HwReg_layerWidth_1_val_c24_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_din,
        HwReg_layerWidth_1_val_c24_num_data_valid => HwReg_layerWidth_1_val_c24_num_data_valid,
        HwReg_layerWidth_1_val_c24_fifo_cap => HwReg_layerWidth_1_val_c24_fifo_cap,
        HwReg_layerWidth_1_val_c24_full_n => HwReg_layerWidth_1_val_c24_full_n,
        HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
        HwReg_layerHeight_1_val_c32_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_din,
        HwReg_layerHeight_1_val_c32_num_data_valid => HwReg_layerHeight_1_val_c32_num_data_valid,
        HwReg_layerHeight_1_val_c32_fifo_cap => HwReg_layerHeight_1_val_c32_fifo_cap,
        HwReg_layerHeight_1_val_c32_full_n => HwReg_layerHeight_1_val_c32_full_n,
        HwReg_layerHeight_1_val_c32_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_write);

    v_mix_420_to_422_false_6_U0 : component main_design_v_mix_0_0_v_mix_420_to_422_false_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_420_to_422_false_6_U0_ap_start,
        start_full_n => start_for_v_mix_422_to_444_false_7_U0_full_n,
        ap_done => v_mix_420_to_422_false_6_U0_ap_done,
        ap_continue => v_mix_420_to_422_false_6_U0_ap_continue,
        ap_idle => v_mix_420_to_422_false_6_U0_ap_idle,
        ap_ready => v_mix_420_to_422_false_6_U0_ap_ready,
        start_out => v_mix_420_to_422_false_6_U0_start_out,
        start_write => v_mix_420_to_422_false_6_U0_start_write,
        srcLayer1_dout => srcLayer1_dout,
        srcLayer1_num_data_valid => srcLayer1_num_data_valid,
        srcLayer1_fifo_cap => srcLayer1_fifo_cap,
        srcLayer1_empty_n => srcLayer1_empty_n,
        srcLayer1_read => v_mix_420_to_422_false_6_U0_srcLayer1_read,
        HwReg_layerHeight_1_val_dout => HwReg_layerHeight_1_val_c32_dout,
        HwReg_layerHeight_1_val_num_data_valid => HwReg_layerHeight_1_val_c32_num_data_valid,
        HwReg_layerHeight_1_val_fifo_cap => HwReg_layerHeight_1_val_c32_fifo_cap,
        HwReg_layerHeight_1_val_empty_n => HwReg_layerHeight_1_val_c32_empty_n,
        HwReg_layerHeight_1_val_read => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_read,
        HwReg_layerWidth_1_val_dout => HwReg_layerWidth_1_val_c24_dout,
        HwReg_layerWidth_1_val_num_data_valid => HwReg_layerWidth_1_val_c24_num_data_valid,
        HwReg_layerWidth_1_val_fifo_cap => HwReg_layerWidth_1_val_c24_fifo_cap,
        HwReg_layerWidth_1_val_empty_n => HwReg_layerWidth_1_val_c24_empty_n,
        HwReg_layerWidth_1_val_read => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_read,
        HwReg_layerEnableFlag_1_val_dout => HwReg_layerEnableFlag_1_val_c17_dout,
        HwReg_layerEnableFlag_1_val_num_data_valid => HwReg_layerEnableFlag_1_val_c17_num_data_valid,
        HwReg_layerEnableFlag_1_val_fifo_cap => HwReg_layerEnableFlag_1_val_c17_fifo_cap,
        HwReg_layerEnableFlag_1_val_empty_n => HwReg_layerEnableFlag_1_val_c17_empty_n,
        HwReg_layerEnableFlag_1_val_read => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_read,
        srcLayer1Yuv422_din => v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_din,
        srcLayer1Yuv422_num_data_valid => srcLayer1Yuv422_num_data_valid,
        srcLayer1Yuv422_fifo_cap => srcLayer1Yuv422_fifo_cap,
        srcLayer1Yuv422_full_n => srcLayer1Yuv422_full_n,
        srcLayer1Yuv422_write => v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_write,
        HwReg_layerEnableFlag_1_val_c16_din => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_din,
        HwReg_layerEnableFlag_1_val_c16_num_data_valid => HwReg_layerEnableFlag_1_val_c16_num_data_valid,
        HwReg_layerEnableFlag_1_val_c16_fifo_cap => HwReg_layerEnableFlag_1_val_c16_fifo_cap,
        HwReg_layerEnableFlag_1_val_c16_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
        HwReg_layerEnableFlag_1_val_c16_write => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_write,
        HwReg_layerWidth_1_val_c23_din => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_din,
        HwReg_layerWidth_1_val_c23_num_data_valid => HwReg_layerWidth_1_val_c23_num_data_valid,
        HwReg_layerWidth_1_val_c23_fifo_cap => HwReg_layerWidth_1_val_c23_fifo_cap,
        HwReg_layerWidth_1_val_c23_full_n => HwReg_layerWidth_1_val_c23_full_n,
        HwReg_layerWidth_1_val_c23_write => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_write,
        HwReg_layerHeight_1_val_c31_din => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_din,
        HwReg_layerHeight_1_val_c31_num_data_valid => HwReg_layerHeight_1_val_c31_num_data_valid,
        HwReg_layerHeight_1_val_c31_fifo_cap => HwReg_layerHeight_1_val_c31_fifo_cap,
        HwReg_layerHeight_1_val_c31_full_n => HwReg_layerHeight_1_val_c31_full_n,
        HwReg_layerHeight_1_val_c31_write => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_write);

    v_mix_422_to_444_false_7_U0 : component main_design_v_mix_0_0_v_mix_422_to_444_false_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_422_to_444_false_7_U0_ap_start,
        start_full_n => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
        ap_done => v_mix_422_to_444_false_7_U0_ap_done,
        ap_continue => v_mix_422_to_444_false_7_U0_ap_continue,
        ap_idle => v_mix_422_to_444_false_7_U0_ap_idle,
        ap_ready => v_mix_422_to_444_false_7_U0_ap_ready,
        start_out => v_mix_422_to_444_false_7_U0_start_out,
        start_write => v_mix_422_to_444_false_7_U0_start_write,
        srcLayer1Yuv422_dout => srcLayer1Yuv422_dout,
        srcLayer1Yuv422_num_data_valid => srcLayer1Yuv422_num_data_valid,
        srcLayer1Yuv422_fifo_cap => srcLayer1Yuv422_fifo_cap,
        srcLayer1Yuv422_empty_n => srcLayer1Yuv422_empty_n,
        srcLayer1Yuv422_read => v_mix_422_to_444_false_7_U0_srcLayer1Yuv422_read,
        HwReg_layerHeight_1_val_dout => HwReg_layerHeight_1_val_c31_dout,
        HwReg_layerHeight_1_val_num_data_valid => HwReg_layerHeight_1_val_c31_num_data_valid,
        HwReg_layerHeight_1_val_fifo_cap => HwReg_layerHeight_1_val_c31_fifo_cap,
        HwReg_layerHeight_1_val_empty_n => HwReg_layerHeight_1_val_c31_empty_n,
        HwReg_layerHeight_1_val_read => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_read,
        HwReg_layerWidth_1_val_dout => HwReg_layerWidth_1_val_c23_dout,
        HwReg_layerWidth_1_val_num_data_valid => HwReg_layerWidth_1_val_c23_num_data_valid,
        HwReg_layerWidth_1_val_fifo_cap => HwReg_layerWidth_1_val_c23_fifo_cap,
        HwReg_layerWidth_1_val_empty_n => HwReg_layerWidth_1_val_c23_empty_n,
        HwReg_layerWidth_1_val_read => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_read,
        HwReg_layerEnableFlag_1_val_dout => HwReg_layerEnableFlag_1_val_c16_dout,
        HwReg_layerEnableFlag_1_val_num_data_valid => HwReg_layerEnableFlag_1_val_c16_num_data_valid,
        HwReg_layerEnableFlag_1_val_fifo_cap => HwReg_layerEnableFlag_1_val_c16_fifo_cap,
        HwReg_layerEnableFlag_1_val_empty_n => HwReg_layerEnableFlag_1_val_c16_empty_n,
        HwReg_layerEnableFlag_1_val_read => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_read,
        srcLayer1Yuv_din => v_mix_422_to_444_false_7_U0_srcLayer1Yuv_din,
        srcLayer1Yuv_num_data_valid => srcLayer1Yuv_num_data_valid,
        srcLayer1Yuv_fifo_cap => srcLayer1Yuv_fifo_cap,
        srcLayer1Yuv_full_n => srcLayer1Yuv_full_n,
        srcLayer1Yuv_write => v_mix_422_to_444_false_7_U0_srcLayer1Yuv_write,
        HwReg_layerEnableFlag_1_val_c15_din => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_din,
        HwReg_layerEnableFlag_1_val_c15_num_data_valid => HwReg_layerEnableFlag_1_val_c15_num_data_valid,
        HwReg_layerEnableFlag_1_val_c15_fifo_cap => HwReg_layerEnableFlag_1_val_c15_fifo_cap,
        HwReg_layerEnableFlag_1_val_c15_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
        HwReg_layerEnableFlag_1_val_c15_write => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_write,
        HwReg_layerWidth_1_val_c22_din => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_din,
        HwReg_layerWidth_1_val_c22_num_data_valid => HwReg_layerWidth_1_val_c22_num_data_valid,
        HwReg_layerWidth_1_val_c22_fifo_cap => HwReg_layerWidth_1_val_c22_fifo_cap,
        HwReg_layerWidth_1_val_c22_full_n => HwReg_layerWidth_1_val_c22_full_n,
        HwReg_layerWidth_1_val_c22_write => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_write,
        HwReg_layerHeight_1_val_c30_din => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_din,
        HwReg_layerHeight_1_val_c30_num_data_valid => HwReg_layerHeight_1_val_c30_num_data_valid,
        HwReg_layerHeight_1_val_c30_fifo_cap => HwReg_layerHeight_1_val_c30_fifo_cap,
        HwReg_layerHeight_1_val_c30_full_n => HwReg_layerHeight_1_val_c30_full_n,
        HwReg_layerHeight_1_val_c30_write => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_write);

    v_mix_yuv2rgb_false_8_U0 : component main_design_v_mix_0_0_v_mix_yuv2rgb_false_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_yuv2rgb_false_8_U0_ap_start,
        start_full_n => start_for_v_mix_upsample_false_9_U0_full_n,
        ap_done => v_mix_yuv2rgb_false_8_U0_ap_done,
        ap_continue => v_mix_yuv2rgb_false_8_U0_ap_continue,
        ap_idle => v_mix_yuv2rgb_false_8_U0_ap_idle,
        ap_ready => v_mix_yuv2rgb_false_8_U0_ap_ready,
        start_out => v_mix_yuv2rgb_false_8_U0_start_out,
        start_write => v_mix_yuv2rgb_false_8_U0_start_write,
        srcLayer1Yuv_dout => srcLayer1Yuv_dout,
        srcLayer1Yuv_num_data_valid => srcLayer1Yuv_num_data_valid,
        srcLayer1Yuv_fifo_cap => srcLayer1Yuv_fifo_cap,
        srcLayer1Yuv_empty_n => srcLayer1Yuv_empty_n,
        srcLayer1Yuv_read => v_mix_yuv2rgb_false_8_U0_srcLayer1Yuv_read,
        HwReg_layerHeight_1_val_dout => HwReg_layerHeight_1_val_c30_dout,
        HwReg_layerHeight_1_val_num_data_valid => HwReg_layerHeight_1_val_c30_num_data_valid,
        HwReg_layerHeight_1_val_fifo_cap => HwReg_layerHeight_1_val_c30_fifo_cap,
        HwReg_layerHeight_1_val_empty_n => HwReg_layerHeight_1_val_c30_empty_n,
        HwReg_layerHeight_1_val_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_read,
        HwReg_layerWidth_1_val_dout => HwReg_layerWidth_1_val_c22_dout,
        HwReg_layerWidth_1_val_num_data_valid => HwReg_layerWidth_1_val_c22_num_data_valid,
        HwReg_layerWidth_1_val_fifo_cap => HwReg_layerWidth_1_val_c22_fifo_cap,
        HwReg_layerWidth_1_val_empty_n => HwReg_layerWidth_1_val_c22_empty_n,
        HwReg_layerWidth_1_val_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_read,
        HwReg_layerEnableFlag_1_val_dout => HwReg_layerEnableFlag_1_val_c15_dout,
        HwReg_layerEnableFlag_1_val_num_data_valid => HwReg_layerEnableFlag_1_val_c15_num_data_valid,
        HwReg_layerEnableFlag_1_val_fifo_cap => HwReg_layerEnableFlag_1_val_c15_fifo_cap,
        HwReg_layerEnableFlag_1_val_empty_n => HwReg_layerEnableFlag_1_val_c15_empty_n,
        HwReg_layerEnableFlag_1_val_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_read,
        srcLayer1Rgb_din => v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_din,
        srcLayer1Rgb_num_data_valid => srcLayer1Rgb_num_data_valid,
        srcLayer1Rgb_fifo_cap => srcLayer1Rgb_fifo_cap,
        srcLayer1Rgb_full_n => srcLayer1Rgb_full_n,
        srcLayer1Rgb_write => v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_write,
        HwReg_layerEnableFlag_1_val_c_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_din,
        HwReg_layerEnableFlag_1_val_c_num_data_valid => HwReg_layerEnableFlag_1_val_c_num_data_valid,
        HwReg_layerEnableFlag_1_val_c_fifo_cap => HwReg_layerEnableFlag_1_val_c_fifo_cap,
        HwReg_layerEnableFlag_1_val_c_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
        HwReg_layerEnableFlag_1_val_c_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_write,
        HwReg_layerWidth_1_val_c21_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_din,
        HwReg_layerWidth_1_val_c21_num_data_valid => HwReg_layerWidth_1_val_c21_num_data_valid,
        HwReg_layerWidth_1_val_c21_fifo_cap => HwReg_layerWidth_1_val_c21_fifo_cap,
        HwReg_layerWidth_1_val_c21_full_n => HwReg_layerWidth_1_val_c21_full_n,
        HwReg_layerWidth_1_val_c21_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_write,
        HwReg_layerHeight_1_val_c29_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_din,
        HwReg_layerHeight_1_val_c29_num_data_valid => HwReg_layerHeight_1_val_c29_num_data_valid,
        HwReg_layerHeight_1_val_c29_fifo_cap => HwReg_layerHeight_1_val_c29_fifo_cap,
        HwReg_layerHeight_1_val_c29_full_n => HwReg_layerHeight_1_val_c29_full_n,
        HwReg_layerHeight_1_val_c29_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_write);

    v_mix_upsample_false_9_U0 : component main_design_v_mix_0_0_v_mix_upsample_false_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_upsample_false_9_U0_ap_start,
        ap_done => v_mix_upsample_false_9_U0_ap_done,
        ap_continue => v_mix_upsample_false_9_U0_ap_continue,
        ap_idle => v_mix_upsample_false_9_U0_ap_idle,
        ap_ready => v_mix_upsample_false_9_U0_ap_ready,
        srcLayer1Rgb_dout => srcLayer1Rgb_dout,
        srcLayer1Rgb_num_data_valid => srcLayer1Rgb_num_data_valid,
        srcLayer1Rgb_fifo_cap => srcLayer1Rgb_fifo_cap,
        srcLayer1Rgb_empty_n => srcLayer1Rgb_empty_n,
        srcLayer1Rgb_read => v_mix_upsample_false_9_U0_srcLayer1Rgb_read,
        HwReg_layerHeight_1_val_dout => HwReg_layerHeight_1_val_c29_dout,
        HwReg_layerHeight_1_val_num_data_valid => HwReg_layerHeight_1_val_c29_num_data_valid,
        HwReg_layerHeight_1_val_fifo_cap => HwReg_layerHeight_1_val_c29_fifo_cap,
        HwReg_layerHeight_1_val_empty_n => HwReg_layerHeight_1_val_c29_empty_n,
        HwReg_layerHeight_1_val_read => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_read,
        HwReg_layerWidth_1_val_dout => HwReg_layerWidth_1_val_c21_dout,
        HwReg_layerWidth_1_val_num_data_valid => HwReg_layerWidth_1_val_c21_num_data_valid,
        HwReg_layerWidth_1_val_fifo_cap => HwReg_layerWidth_1_val_c21_fifo_cap,
        HwReg_layerWidth_1_val_empty_n => HwReg_layerWidth_1_val_c21_empty_n,
        HwReg_layerWidth_1_val_read => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_read,
        HwReg_layerEnableFlag_1_val_dout => HwReg_layerEnableFlag_1_val_c_dout,
        HwReg_layerEnableFlag_1_val_num_data_valid => HwReg_layerEnableFlag_1_val_c_num_data_valid,
        HwReg_layerEnableFlag_1_val_fifo_cap => HwReg_layerEnableFlag_1_val_c_fifo_cap,
        HwReg_layerEnableFlag_1_val_empty_n => HwReg_layerEnableFlag_1_val_c_empty_n,
        HwReg_layerEnableFlag_1_val_read => v_mix_upsample_false_9_U0_HwReg_layerEnableFlag_1_val_read,
        srcLayer1x_din => v_mix_upsample_false_9_U0_srcLayer1x_din,
        srcLayer1x_num_data_valid => srcLayer1x_num_data_valid,
        srcLayer1x_fifo_cap => srcLayer1x_fifo_cap,
        srcLayer1x_full_n => srcLayer1x_full_n,
        srcLayer1x_write => v_mix_upsample_false_9_U0_srcLayer1x_write,
        HwReg_layerWidth_1_val_c_din => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_din,
        HwReg_layerWidth_1_val_c_num_data_valid => HwReg_layerWidth_1_val_c_num_data_valid,
        HwReg_layerWidth_1_val_c_fifo_cap => HwReg_layerWidth_1_val_c_fifo_cap,
        HwReg_layerWidth_1_val_c_full_n => HwReg_layerWidth_1_val_c_full_n,
        HwReg_layerWidth_1_val_c_write => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_write,
        HwReg_layerHeight_1_val_c_din => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_din,
        HwReg_layerHeight_1_val_c_num_data_valid => HwReg_layerHeight_1_val_c_num_data_valid,
        HwReg_layerHeight_1_val_c_fifo_cap => HwReg_layerHeight_1_val_c_fifo_cap,
        HwReg_layerHeight_1_val_c_full_n => HwReg_layerHeight_1_val_c_full_n,
        HwReg_layerHeight_1_val_c_write => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_write);

    v_mix_core_alpha_false_false_U0 : component main_design_v_mix_0_0_v_mix_core_alpha_false_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_core_alpha_false_false_U0_ap_start,
        ap_done => v_mix_core_alpha_false_false_U0_ap_done,
        ap_continue => v_mix_core_alpha_false_false_U0_ap_continue,
        ap_idle => v_mix_core_alpha_false_false_U0_ap_idle,
        ap_ready => v_mix_core_alpha_false_false_U0_ap_ready,
        outLayer0_dout => outLayer0_dout,
        outLayer0_num_data_valid => outLayer0_num_data_valid,
        outLayer0_fifo_cap => outLayer0_fifo_cap,
        outLayer0_empty_n => outLayer0_empty_n,
        outLayer0_read => v_mix_core_alpha_false_false_U0_outLayer0_read,
        srcLayer1x_dout => srcLayer1x_dout,
        srcLayer1x_num_data_valid => srcLayer1x_num_data_valid,
        srcLayer1x_fifo_cap => srcLayer1x_fifo_cap,
        srcLayer1x_empty_n => srcLayer1x_empty_n,
        srcLayer1x_read => v_mix_core_alpha_false_false_U0_srcLayer1x_read,
        HwReg_width_val => HwReg_width_val,
        HwReg_height_val => HwReg_height_val,
        HwReg_background_Y_R_val12 => HwReg_background_Y_R_val12,
        HwReg_background_U_G_val13 => HwReg_background_U_G_val13,
        HwReg_background_V_B_val14 => HwReg_background_V_B_val14,
        HwReg_layerEnable_val16_dout => HwReg_layerEnable_val16_c12_dout,
        HwReg_layerEnable_val16_num_data_valid => HwReg_layerEnable_val16_c12_num_data_valid,
        HwReg_layerEnable_val16_fifo_cap => HwReg_layerEnable_val16_c12_fifo_cap,
        HwReg_layerEnable_val16_empty_n => HwReg_layerEnable_val16_c12_empty_n,
        HwReg_layerEnable_val16_read => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_read,
        HwReg_layerStartX_1_val17_dout => HwReg_layerStartX_1_val17_c_dout,
        HwReg_layerStartX_1_val17_num_data_valid => HwReg_layerStartX_1_val17_c_num_data_valid,
        HwReg_layerStartX_1_val17_fifo_cap => HwReg_layerStartX_1_val17_c_fifo_cap,
        HwReg_layerStartX_1_val17_empty_n => HwReg_layerStartX_1_val17_c_empty_n,
        HwReg_layerStartX_1_val17_read => v_mix_core_alpha_false_false_U0_HwReg_layerStartX_1_val17_read,
        HwReg_layerStartY_1_val19_dout => HwReg_layerStartY_1_val19_c_dout,
        HwReg_layerStartY_1_val19_num_data_valid => HwReg_layerStartY_1_val19_c_num_data_valid,
        HwReg_layerStartY_1_val19_fifo_cap => HwReg_layerStartY_1_val19_c_fifo_cap,
        HwReg_layerStartY_1_val19_empty_n => HwReg_layerStartY_1_val19_c_empty_n,
        HwReg_layerStartY_1_val19_read => v_mix_core_alpha_false_false_U0_HwReg_layerStartY_1_val19_read,
        HwReg_layerWidth_1_val_dout => HwReg_layerWidth_1_val_c_dout,
        HwReg_layerWidth_1_val_num_data_valid => HwReg_layerWidth_1_val_c_num_data_valid,
        HwReg_layerWidth_1_val_fifo_cap => HwReg_layerWidth_1_val_c_fifo_cap,
        HwReg_layerWidth_1_val_empty_n => HwReg_layerWidth_1_val_c_empty_n,
        HwReg_layerWidth_1_val_read => v_mix_core_alpha_false_false_U0_HwReg_layerWidth_1_val_read,
        HwReg_layerHeight_1_val_dout => HwReg_layerHeight_1_val_c_dout,
        HwReg_layerHeight_1_val_num_data_valid => HwReg_layerHeight_1_val_c_num_data_valid,
        HwReg_layerHeight_1_val_fifo_cap => HwReg_layerHeight_1_val_c_fifo_cap,
        HwReg_layerHeight_1_val_empty_n => HwReg_layerHeight_1_val_c_empty_n,
        HwReg_layerHeight_1_val_read => v_mix_core_alpha_false_false_U0_HwReg_layerHeight_1_val_read,
        HwReg_layerScaleFactor_1_val25_dout => HwReg_layerScaleFactor_1_val25_c_dout,
        HwReg_layerScaleFactor_1_val25_num_data_valid => HwReg_layerScaleFactor_1_val25_c_num_data_valid,
        HwReg_layerScaleFactor_1_val25_fifo_cap => HwReg_layerScaleFactor_1_val25_c_fifo_cap,
        HwReg_layerScaleFactor_1_val25_empty_n => HwReg_layerScaleFactor_1_val25_c_empty_n,
        HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
        outLayer1_din => v_mix_core_alpha_false_false_U0_outLayer1_din,
        outLayer1_num_data_valid => outLayer1_num_data_valid,
        outLayer1_fifo_cap => outLayer1_fifo_cap,
        outLayer1_full_n => outLayer1_full_n,
        outLayer1_write => v_mix_core_alpha_false_false_U0_outLayer1_write,
        HwReg_layerEnable_val16_c_din => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_din,
        HwReg_layerEnable_val16_c_num_data_valid => HwReg_layerEnable_val16_c_num_data_valid,
        HwReg_layerEnable_val16_c_fifo_cap => HwReg_layerEnable_val16_c_fifo_cap,
        HwReg_layerEnable_val16_c_full_n => HwReg_layerEnable_val16_c_full_n,
        HwReg_layerEnable_val16_c_write => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_write);

    AXIvideo2MultiPixStream_U0 : component main_design_v_mix_0_0_AXIvideo2MultiPixStream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => AXIvideo2MultiPixStream_U0_ap_start,
        start_full_n => start_for_v_mix_420_to_422_false_U0_full_n,
        ap_done => AXIvideo2MultiPixStream_U0_ap_done,
        ap_continue => AXIvideo2MultiPixStream_U0_ap_continue,
        ap_idle => AXIvideo2MultiPixStream_U0_ap_idle,
        ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
        start_out => AXIvideo2MultiPixStream_U0_start_out,
        start_write => AXIvideo2MultiPixStream_U0_start_write,
        s_axis_video2_TDATA => s_axis_video2_TDATA,
        s_axis_video2_TVALID => s_axis_video2_TVALID,
        s_axis_video2_TREADY => AXIvideo2MultiPixStream_U0_s_axis_video2_TREADY,
        s_axis_video2_TKEEP => s_axis_video2_TKEEP,
        s_axis_video2_TSTRB => s_axis_video2_TSTRB,
        s_axis_video2_TUSER => s_axis_video2_TUSER,
        s_axis_video2_TLAST => s_axis_video2_TLAST,
        s_axis_video2_TID => s_axis_video2_TID,
        s_axis_video2_TDEST => s_axis_video2_TDEST,
        srcLayer2_din => AXIvideo2MultiPixStream_U0_srcLayer2_din,
        srcLayer2_num_data_valid => srcLayer2_num_data_valid,
        srcLayer2_fifo_cap => srcLayer2_fifo_cap,
        srcLayer2_full_n => srcLayer2_full_n,
        srcLayer2_write => AXIvideo2MultiPixStream_U0_srcLayer2_write,
        HwReg_layerHeight_2_val => HwReg_layerHeight_2_val,
        HwReg_layerWidth_2_val => HwReg_layerWidth_2_val,
        HwReg_layerEnableFlag_2_val => HwReg_layerEnableFlag_2_val,
        HwReg_layerEnableFlag_2_val_c20_din => AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_din,
        HwReg_layerEnableFlag_2_val_c20_num_data_valid => HwReg_layerEnableFlag_2_val_c20_num_data_valid,
        HwReg_layerEnableFlag_2_val_c20_fifo_cap => HwReg_layerEnableFlag_2_val_c20_fifo_cap,
        HwReg_layerEnableFlag_2_val_c20_full_n => HwReg_layerEnableFlag_2_val_c20_full_n,
        HwReg_layerEnableFlag_2_val_c20_write => AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_write,
        HwReg_layerWidth_2_val_c28_din => AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_din,
        HwReg_layerWidth_2_val_c28_num_data_valid => HwReg_layerWidth_2_val_c28_num_data_valid,
        HwReg_layerWidth_2_val_c28_fifo_cap => HwReg_layerWidth_2_val_c28_fifo_cap,
        HwReg_layerWidth_2_val_c28_full_n => HwReg_layerWidth_2_val_c28_full_n,
        HwReg_layerWidth_2_val_c28_write => AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_write,
        HwReg_layerHeight_2_val_c36_din => AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_din,
        HwReg_layerHeight_2_val_c36_num_data_valid => HwReg_layerHeight_2_val_c36_num_data_valid,
        HwReg_layerHeight_2_val_c36_fifo_cap => HwReg_layerHeight_2_val_c36_fifo_cap,
        HwReg_layerHeight_2_val_c36_full_n => HwReg_layerHeight_2_val_c36_full_n,
        HwReg_layerHeight_2_val_c36_write => AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_write);

    v_mix_420_to_422_false_U0 : component main_design_v_mix_0_0_v_mix_420_to_422_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_420_to_422_false_U0_ap_start,
        start_full_n => start_for_v_mix_422_to_444_false_U0_full_n,
        ap_done => v_mix_420_to_422_false_U0_ap_done,
        ap_continue => v_mix_420_to_422_false_U0_ap_continue,
        ap_idle => v_mix_420_to_422_false_U0_ap_idle,
        ap_ready => v_mix_420_to_422_false_U0_ap_ready,
        start_out => v_mix_420_to_422_false_U0_start_out,
        start_write => v_mix_420_to_422_false_U0_start_write,
        srcLayer2_dout => srcLayer2_dout,
        srcLayer2_num_data_valid => srcLayer2_num_data_valid,
        srcLayer2_fifo_cap => srcLayer2_fifo_cap,
        srcLayer2_empty_n => srcLayer2_empty_n,
        srcLayer2_read => v_mix_420_to_422_false_U0_srcLayer2_read,
        HwReg_layerHeight_2_val_dout => HwReg_layerHeight_2_val_c36_dout,
        HwReg_layerHeight_2_val_num_data_valid => HwReg_layerHeight_2_val_c36_num_data_valid,
        HwReg_layerHeight_2_val_fifo_cap => HwReg_layerHeight_2_val_c36_fifo_cap,
        HwReg_layerHeight_2_val_empty_n => HwReg_layerHeight_2_val_c36_empty_n,
        HwReg_layerHeight_2_val_read => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_read,
        HwReg_layerWidth_2_val_dout => HwReg_layerWidth_2_val_c28_dout,
        HwReg_layerWidth_2_val_num_data_valid => HwReg_layerWidth_2_val_c28_num_data_valid,
        HwReg_layerWidth_2_val_fifo_cap => HwReg_layerWidth_2_val_c28_fifo_cap,
        HwReg_layerWidth_2_val_empty_n => HwReg_layerWidth_2_val_c28_empty_n,
        HwReg_layerWidth_2_val_read => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_read,
        HwReg_layerEnableFlag_2_val_dout => HwReg_layerEnableFlag_2_val_c20_dout,
        HwReg_layerEnableFlag_2_val_num_data_valid => HwReg_layerEnableFlag_2_val_c20_num_data_valid,
        HwReg_layerEnableFlag_2_val_fifo_cap => HwReg_layerEnableFlag_2_val_c20_fifo_cap,
        HwReg_layerEnableFlag_2_val_empty_n => HwReg_layerEnableFlag_2_val_c20_empty_n,
        HwReg_layerEnableFlag_2_val_read => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_read,
        srcLayer2Yuv422_din => v_mix_420_to_422_false_U0_srcLayer2Yuv422_din,
        srcLayer2Yuv422_num_data_valid => srcLayer2Yuv422_num_data_valid,
        srcLayer2Yuv422_fifo_cap => srcLayer2Yuv422_fifo_cap,
        srcLayer2Yuv422_full_n => srcLayer2Yuv422_full_n,
        srcLayer2Yuv422_write => v_mix_420_to_422_false_U0_srcLayer2Yuv422_write,
        HwReg_layerEnableFlag_2_val_c19_din => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_din,
        HwReg_layerEnableFlag_2_val_c19_num_data_valid => HwReg_layerEnableFlag_2_val_c19_num_data_valid,
        HwReg_layerEnableFlag_2_val_c19_fifo_cap => HwReg_layerEnableFlag_2_val_c19_fifo_cap,
        HwReg_layerEnableFlag_2_val_c19_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
        HwReg_layerEnableFlag_2_val_c19_write => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_write,
        HwReg_layerWidth_2_val_c27_din => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_din,
        HwReg_layerWidth_2_val_c27_num_data_valid => HwReg_layerWidth_2_val_c27_num_data_valid,
        HwReg_layerWidth_2_val_c27_fifo_cap => HwReg_layerWidth_2_val_c27_fifo_cap,
        HwReg_layerWidth_2_val_c27_full_n => HwReg_layerWidth_2_val_c27_full_n,
        HwReg_layerWidth_2_val_c27_write => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_write,
        HwReg_layerHeight_2_val_c35_din => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_din,
        HwReg_layerHeight_2_val_c35_num_data_valid => HwReg_layerHeight_2_val_c35_num_data_valid,
        HwReg_layerHeight_2_val_c35_fifo_cap => HwReg_layerHeight_2_val_c35_fifo_cap,
        HwReg_layerHeight_2_val_c35_full_n => HwReg_layerHeight_2_val_c35_full_n,
        HwReg_layerHeight_2_val_c35_write => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_write);

    v_mix_422_to_444_false_U0 : component main_design_v_mix_0_0_v_mix_422_to_444_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_422_to_444_false_U0_ap_start,
        start_full_n => start_for_v_mix_yuv2rgb_false_U0_full_n,
        ap_done => v_mix_422_to_444_false_U0_ap_done,
        ap_continue => v_mix_422_to_444_false_U0_ap_continue,
        ap_idle => v_mix_422_to_444_false_U0_ap_idle,
        ap_ready => v_mix_422_to_444_false_U0_ap_ready,
        start_out => v_mix_422_to_444_false_U0_start_out,
        start_write => v_mix_422_to_444_false_U0_start_write,
        srcLayer2Yuv422_dout => srcLayer2Yuv422_dout,
        srcLayer2Yuv422_num_data_valid => srcLayer2Yuv422_num_data_valid,
        srcLayer2Yuv422_fifo_cap => srcLayer2Yuv422_fifo_cap,
        srcLayer2Yuv422_empty_n => srcLayer2Yuv422_empty_n,
        srcLayer2Yuv422_read => v_mix_422_to_444_false_U0_srcLayer2Yuv422_read,
        HwReg_layerHeight_2_val_dout => HwReg_layerHeight_2_val_c35_dout,
        HwReg_layerHeight_2_val_num_data_valid => HwReg_layerHeight_2_val_c35_num_data_valid,
        HwReg_layerHeight_2_val_fifo_cap => HwReg_layerHeight_2_val_c35_fifo_cap,
        HwReg_layerHeight_2_val_empty_n => HwReg_layerHeight_2_val_c35_empty_n,
        HwReg_layerHeight_2_val_read => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_read,
        HwReg_layerWidth_2_val_dout => HwReg_layerWidth_2_val_c27_dout,
        HwReg_layerWidth_2_val_num_data_valid => HwReg_layerWidth_2_val_c27_num_data_valid,
        HwReg_layerWidth_2_val_fifo_cap => HwReg_layerWidth_2_val_c27_fifo_cap,
        HwReg_layerWidth_2_val_empty_n => HwReg_layerWidth_2_val_c27_empty_n,
        HwReg_layerWidth_2_val_read => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_read,
        HwReg_layerEnableFlag_2_val_dout => HwReg_layerEnableFlag_2_val_c19_dout,
        HwReg_layerEnableFlag_2_val_num_data_valid => HwReg_layerEnableFlag_2_val_c19_num_data_valid,
        HwReg_layerEnableFlag_2_val_fifo_cap => HwReg_layerEnableFlag_2_val_c19_fifo_cap,
        HwReg_layerEnableFlag_2_val_empty_n => HwReg_layerEnableFlag_2_val_c19_empty_n,
        HwReg_layerEnableFlag_2_val_read => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_read,
        srcLayer2Yuv_din => v_mix_422_to_444_false_U0_srcLayer2Yuv_din,
        srcLayer2Yuv_num_data_valid => srcLayer2Yuv_num_data_valid,
        srcLayer2Yuv_fifo_cap => srcLayer2Yuv_fifo_cap,
        srcLayer2Yuv_full_n => srcLayer2Yuv_full_n,
        srcLayer2Yuv_write => v_mix_422_to_444_false_U0_srcLayer2Yuv_write,
        HwReg_layerEnableFlag_2_val_c18_din => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_din,
        HwReg_layerEnableFlag_2_val_c18_num_data_valid => HwReg_layerEnableFlag_2_val_c18_num_data_valid,
        HwReg_layerEnableFlag_2_val_c18_fifo_cap => HwReg_layerEnableFlag_2_val_c18_fifo_cap,
        HwReg_layerEnableFlag_2_val_c18_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
        HwReg_layerEnableFlag_2_val_c18_write => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_write,
        HwReg_layerWidth_2_val_c26_din => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_din,
        HwReg_layerWidth_2_val_c26_num_data_valid => HwReg_layerWidth_2_val_c26_num_data_valid,
        HwReg_layerWidth_2_val_c26_fifo_cap => HwReg_layerWidth_2_val_c26_fifo_cap,
        HwReg_layerWidth_2_val_c26_full_n => HwReg_layerWidth_2_val_c26_full_n,
        HwReg_layerWidth_2_val_c26_write => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_write,
        HwReg_layerHeight_2_val_c34_din => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_din,
        HwReg_layerHeight_2_val_c34_num_data_valid => HwReg_layerHeight_2_val_c34_num_data_valid,
        HwReg_layerHeight_2_val_c34_fifo_cap => HwReg_layerHeight_2_val_c34_fifo_cap,
        HwReg_layerHeight_2_val_c34_full_n => HwReg_layerHeight_2_val_c34_full_n,
        HwReg_layerHeight_2_val_c34_write => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_write);

    v_mix_yuv2rgb_false_U0 : component main_design_v_mix_0_0_v_mix_yuv2rgb_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_yuv2rgb_false_U0_ap_start,
        start_full_n => start_for_v_mix_upsample_false_U0_full_n,
        ap_done => v_mix_yuv2rgb_false_U0_ap_done,
        ap_continue => v_mix_yuv2rgb_false_U0_ap_continue,
        ap_idle => v_mix_yuv2rgb_false_U0_ap_idle,
        ap_ready => v_mix_yuv2rgb_false_U0_ap_ready,
        start_out => v_mix_yuv2rgb_false_U0_start_out,
        start_write => v_mix_yuv2rgb_false_U0_start_write,
        srcLayer2Yuv_dout => srcLayer2Yuv_dout,
        srcLayer2Yuv_num_data_valid => srcLayer2Yuv_num_data_valid,
        srcLayer2Yuv_fifo_cap => srcLayer2Yuv_fifo_cap,
        srcLayer2Yuv_empty_n => srcLayer2Yuv_empty_n,
        srcLayer2Yuv_read => v_mix_yuv2rgb_false_U0_srcLayer2Yuv_read,
        HwReg_layerHeight_2_val_dout => HwReg_layerHeight_2_val_c34_dout,
        HwReg_layerHeight_2_val_num_data_valid => HwReg_layerHeight_2_val_c34_num_data_valid,
        HwReg_layerHeight_2_val_fifo_cap => HwReg_layerHeight_2_val_c34_fifo_cap,
        HwReg_layerHeight_2_val_empty_n => HwReg_layerHeight_2_val_c34_empty_n,
        HwReg_layerHeight_2_val_read => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_read,
        HwReg_layerWidth_2_val_dout => HwReg_layerWidth_2_val_c26_dout,
        HwReg_layerWidth_2_val_num_data_valid => HwReg_layerWidth_2_val_c26_num_data_valid,
        HwReg_layerWidth_2_val_fifo_cap => HwReg_layerWidth_2_val_c26_fifo_cap,
        HwReg_layerWidth_2_val_empty_n => HwReg_layerWidth_2_val_c26_empty_n,
        HwReg_layerWidth_2_val_read => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_read,
        HwReg_layerEnableFlag_2_val_dout => HwReg_layerEnableFlag_2_val_c18_dout,
        HwReg_layerEnableFlag_2_val_num_data_valid => HwReg_layerEnableFlag_2_val_c18_num_data_valid,
        HwReg_layerEnableFlag_2_val_fifo_cap => HwReg_layerEnableFlag_2_val_c18_fifo_cap,
        HwReg_layerEnableFlag_2_val_empty_n => HwReg_layerEnableFlag_2_val_c18_empty_n,
        HwReg_layerEnableFlag_2_val_read => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_read,
        srcLayer2Rgb_din => v_mix_yuv2rgb_false_U0_srcLayer2Rgb_din,
        srcLayer2Rgb_num_data_valid => srcLayer2Rgb_num_data_valid,
        srcLayer2Rgb_fifo_cap => srcLayer2Rgb_fifo_cap,
        srcLayer2Rgb_full_n => srcLayer2Rgb_full_n,
        srcLayer2Rgb_write => v_mix_yuv2rgb_false_U0_srcLayer2Rgb_write,
        HwReg_layerEnableFlag_2_val_c_din => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_din,
        HwReg_layerEnableFlag_2_val_c_num_data_valid => HwReg_layerEnableFlag_2_val_c_num_data_valid,
        HwReg_layerEnableFlag_2_val_c_fifo_cap => HwReg_layerEnableFlag_2_val_c_fifo_cap,
        HwReg_layerEnableFlag_2_val_c_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
        HwReg_layerEnableFlag_2_val_c_write => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_write,
        HwReg_layerWidth_2_val_c25_din => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_din,
        HwReg_layerWidth_2_val_c25_num_data_valid => HwReg_layerWidth_2_val_c25_num_data_valid,
        HwReg_layerWidth_2_val_c25_fifo_cap => HwReg_layerWidth_2_val_c25_fifo_cap,
        HwReg_layerWidth_2_val_c25_full_n => HwReg_layerWidth_2_val_c25_full_n,
        HwReg_layerWidth_2_val_c25_write => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_write,
        HwReg_layerHeight_2_val_c33_din => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_din,
        HwReg_layerHeight_2_val_c33_num_data_valid => HwReg_layerHeight_2_val_c33_num_data_valid,
        HwReg_layerHeight_2_val_c33_fifo_cap => HwReg_layerHeight_2_val_c33_fifo_cap,
        HwReg_layerHeight_2_val_c33_full_n => HwReg_layerHeight_2_val_c33_full_n,
        HwReg_layerHeight_2_val_c33_write => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_write);

    v_mix_upsample_false_U0 : component main_design_v_mix_0_0_v_mix_upsample_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_upsample_false_U0_ap_start,
        ap_done => v_mix_upsample_false_U0_ap_done,
        ap_continue => v_mix_upsample_false_U0_ap_continue,
        ap_idle => v_mix_upsample_false_U0_ap_idle,
        ap_ready => v_mix_upsample_false_U0_ap_ready,
        srcLayer2Rgb_dout => srcLayer2Rgb_dout,
        srcLayer2Rgb_num_data_valid => srcLayer2Rgb_num_data_valid,
        srcLayer2Rgb_fifo_cap => srcLayer2Rgb_fifo_cap,
        srcLayer2Rgb_empty_n => srcLayer2Rgb_empty_n,
        srcLayer2Rgb_read => v_mix_upsample_false_U0_srcLayer2Rgb_read,
        HwReg_layerHeight_2_val_dout => HwReg_layerHeight_2_val_c33_dout,
        HwReg_layerHeight_2_val_num_data_valid => HwReg_layerHeight_2_val_c33_num_data_valid,
        HwReg_layerHeight_2_val_fifo_cap => HwReg_layerHeight_2_val_c33_fifo_cap,
        HwReg_layerHeight_2_val_empty_n => HwReg_layerHeight_2_val_c33_empty_n,
        HwReg_layerHeight_2_val_read => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_read,
        HwReg_layerWidth_2_val_dout => HwReg_layerWidth_2_val_c25_dout,
        HwReg_layerWidth_2_val_num_data_valid => HwReg_layerWidth_2_val_c25_num_data_valid,
        HwReg_layerWidth_2_val_fifo_cap => HwReg_layerWidth_2_val_c25_fifo_cap,
        HwReg_layerWidth_2_val_empty_n => HwReg_layerWidth_2_val_c25_empty_n,
        HwReg_layerWidth_2_val_read => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_read,
        HwReg_layerEnableFlag_2_val_dout => HwReg_layerEnableFlag_2_val_c_dout,
        HwReg_layerEnableFlag_2_val_num_data_valid => HwReg_layerEnableFlag_2_val_c_num_data_valid,
        HwReg_layerEnableFlag_2_val_fifo_cap => HwReg_layerEnableFlag_2_val_c_fifo_cap,
        HwReg_layerEnableFlag_2_val_empty_n => HwReg_layerEnableFlag_2_val_c_empty_n,
        HwReg_layerEnableFlag_2_val_read => v_mix_upsample_false_U0_HwReg_layerEnableFlag_2_val_read,
        srcLayer2x_din => v_mix_upsample_false_U0_srcLayer2x_din,
        srcLayer2x_num_data_valid => srcLayer2x_num_data_valid,
        srcLayer2x_fifo_cap => srcLayer2x_fifo_cap,
        srcLayer2x_full_n => srcLayer2x_full_n,
        srcLayer2x_write => v_mix_upsample_false_U0_srcLayer2x_write,
        HwReg_layerWidth_2_val_c_din => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_din,
        HwReg_layerWidth_2_val_c_num_data_valid => HwReg_layerWidth_2_val_c_num_data_valid,
        HwReg_layerWidth_2_val_c_fifo_cap => HwReg_layerWidth_2_val_c_fifo_cap,
        HwReg_layerWidth_2_val_c_full_n => HwReg_layerWidth_2_val_c_full_n,
        HwReg_layerWidth_2_val_c_write => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_write,
        HwReg_layerHeight_2_val_c_din => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_din,
        HwReg_layerHeight_2_val_c_num_data_valid => HwReg_layerHeight_2_val_c_num_data_valid,
        HwReg_layerHeight_2_val_c_fifo_cap => HwReg_layerHeight_2_val_c_fifo_cap,
        HwReg_layerHeight_2_val_c_full_n => HwReg_layerHeight_2_val_c_full_n,
        HwReg_layerHeight_2_val_c_write => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_write);

    v_mix_core_alpha_false_false_10_U0 : component main_design_v_mix_0_0_v_mix_core_alpha_false_false_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_core_alpha_false_false_10_U0_ap_start,
        start_full_n => start_for_v_mix_rgb2yuv_false_U0_full_n,
        ap_done => v_mix_core_alpha_false_false_10_U0_ap_done,
        ap_continue => v_mix_core_alpha_false_false_10_U0_ap_continue,
        ap_idle => v_mix_core_alpha_false_false_10_U0_ap_idle,
        ap_ready => v_mix_core_alpha_false_false_10_U0_ap_ready,
        start_out => v_mix_core_alpha_false_false_10_U0_start_out,
        start_write => v_mix_core_alpha_false_false_10_U0_start_write,
        outLayer1_dout => outLayer1_dout,
        outLayer1_num_data_valid => outLayer1_num_data_valid,
        outLayer1_fifo_cap => outLayer1_fifo_cap,
        outLayer1_empty_n => outLayer1_empty_n,
        outLayer1_read => v_mix_core_alpha_false_false_10_U0_outLayer1_read,
        srcLayer2x_dout => srcLayer2x_dout,
        srcLayer2x_num_data_valid => srcLayer2x_num_data_valid,
        srcLayer2x_fifo_cap => srcLayer2x_fifo_cap,
        srcLayer2x_empty_n => srcLayer2x_empty_n,
        srcLayer2x_read => v_mix_core_alpha_false_false_10_U0_srcLayer2x_read,
        hwReg_0_val => HwReg_width_val,
        hwReg_1_val => HwReg_height_val,
        hwReg_6_val_dout => HwReg_layerEnable_val16_c_dout,
        hwReg_6_val_num_data_valid => HwReg_layerEnable_val16_c_num_data_valid,
        hwReg_6_val_fifo_cap => HwReg_layerEnable_val16_c_fifo_cap,
        hwReg_6_val_empty_n => HwReg_layerEnable_val16_c_empty_n,
        hwReg_6_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_6_val_read,
        hwReg_9_2_val_dout => HwReg_layerStartX_2_val18_c_dout,
        hwReg_9_2_val_num_data_valid => HwReg_layerStartX_2_val18_c_num_data_valid,
        hwReg_9_2_val_fifo_cap => HwReg_layerStartX_2_val18_c_fifo_cap,
        hwReg_9_2_val_empty_n => HwReg_layerStartX_2_val18_c_empty_n,
        hwReg_9_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_9_2_val_read,
        hwReg_10_2_val_dout => HwReg_layerStartY_2_val20_c_dout,
        hwReg_10_2_val_num_data_valid => HwReg_layerStartY_2_val20_c_num_data_valid,
        hwReg_10_2_val_fifo_cap => HwReg_layerStartY_2_val20_c_fifo_cap,
        hwReg_10_2_val_empty_n => HwReg_layerStartY_2_val20_c_empty_n,
        hwReg_10_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_10_2_val_read,
        hwReg_11_2_val_dout => HwReg_layerWidth_2_val_c_dout,
        hwReg_11_2_val_num_data_valid => HwReg_layerWidth_2_val_c_num_data_valid,
        hwReg_11_2_val_fifo_cap => HwReg_layerWidth_2_val_c_fifo_cap,
        hwReg_11_2_val_empty_n => HwReg_layerWidth_2_val_c_empty_n,
        hwReg_11_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_11_2_val_read,
        hwReg_12_2_val_dout => HwReg_layerHeight_2_val_c_dout,
        hwReg_12_2_val_num_data_valid => HwReg_layerHeight_2_val_c_num_data_valid,
        hwReg_12_2_val_fifo_cap => HwReg_layerHeight_2_val_c_fifo_cap,
        hwReg_12_2_val_empty_n => HwReg_layerHeight_2_val_c_empty_n,
        hwReg_12_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_12_2_val_read,
        hwReg_13_2_val_dout => HwReg_layerScaleFactor_2_val26_c_dout,
        hwReg_13_2_val_num_data_valid => HwReg_layerScaleFactor_2_val26_c_num_data_valid,
        hwReg_13_2_val_fifo_cap => HwReg_layerScaleFactor_2_val26_c_fifo_cap,
        hwReg_13_2_val_empty_n => HwReg_layerScaleFactor_2_val26_c_empty_n,
        hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
        outLayer2_din => v_mix_core_alpha_false_false_10_U0_outLayer2_din,
        outLayer2_num_data_valid => outLayer2_num_data_valid,
        outLayer2_fifo_cap => outLayer2_fifo_cap,
        outLayer2_full_n => outLayer2_full_n,
        outLayer2_write => v_mix_core_alpha_false_false_10_U0_outLayer2_write);

    v_mix_rgb2yuv_false_U0 : component main_design_v_mix_0_0_v_mix_rgb2yuv_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_rgb2yuv_false_U0_ap_start,
        start_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
        ap_done => v_mix_rgb2yuv_false_U0_ap_done,
        ap_continue => v_mix_rgb2yuv_false_U0_ap_continue,
        ap_idle => v_mix_rgb2yuv_false_U0_ap_idle,
        ap_ready => v_mix_rgb2yuv_false_U0_ap_ready,
        start_out => v_mix_rgb2yuv_false_U0_start_out,
        start_write => v_mix_rgb2yuv_false_U0_start_write,
        outLayer2_dout => outLayer2_dout,
        outLayer2_num_data_valid => outLayer2_num_data_valid,
        outLayer2_fifo_cap => outLayer2_fifo_cap,
        outLayer2_empty_n => outLayer2_empty_n,
        outLayer2_read => v_mix_rgb2yuv_false_U0_outLayer2_read,
        height_val => HwReg_height_val,
        width_val => HwReg_width_val,
        outYuv_din => v_mix_rgb2yuv_false_U0_outYuv_din,
        outYuv_num_data_valid => outYuv_num_data_valid,
        outYuv_fifo_cap => outYuv_fifo_cap,
        outYuv_full_n => outYuv_full_n,
        outYuv_write => v_mix_rgb2yuv_false_U0_outYuv_write);

    v_mix_444_to_422_false_U0 : component main_design_v_mix_0_0_v_mix_444_to_422_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_444_to_422_false_U0_ap_start,
        start_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
        ap_done => v_mix_444_to_422_false_U0_ap_done,
        ap_continue => v_mix_444_to_422_false_U0_ap_continue,
        ap_idle => v_mix_444_to_422_false_U0_ap_idle,
        ap_ready => v_mix_444_to_422_false_U0_ap_ready,
        start_out => v_mix_444_to_422_false_U0_start_out,
        start_write => v_mix_444_to_422_false_U0_start_write,
        outYuv_dout => outYuv_dout,
        outYuv_num_data_valid => outYuv_num_data_valid,
        outYuv_fifo_cap => outYuv_fifo_cap,
        outYuv_empty_n => outYuv_empty_n,
        outYuv_read => v_mix_444_to_422_false_U0_outYuv_read,
        height_val => HwReg_height_val,
        width_val => HwReg_width_val,
        out422_din => v_mix_444_to_422_false_U0_out422_din,
        out422_num_data_valid => out422_num_data_valid,
        out422_fifo_cap => out422_fifo_cap,
        out422_full_n => out422_full_n,
        out422_write => v_mix_444_to_422_false_U0_out422_write);

    v_mix_422_to_420_false_U0 : component main_design_v_mix_0_0_v_mix_422_to_420_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => v_mix_422_to_420_false_U0_ap_start,
        start_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
        ap_done => v_mix_422_to_420_false_U0_ap_done,
        ap_continue => v_mix_422_to_420_false_U0_ap_continue,
        ap_idle => v_mix_422_to_420_false_U0_ap_idle,
        ap_ready => v_mix_422_to_420_false_U0_ap_ready,
        start_out => v_mix_422_to_420_false_U0_start_out,
        start_write => v_mix_422_to_420_false_U0_start_write,
        out422_dout => out422_dout,
        out422_num_data_valid => out422_num_data_valid,
        out422_fifo_cap => out422_fifo_cap,
        out422_empty_n => out422_empty_n,
        out422_read => v_mix_422_to_420_false_U0_out422_read,
        height_val => HwReg_height_val,
        width_val => HwReg_width_val,
        out420_din => v_mix_422_to_420_false_U0_out420_din,
        out420_num_data_valid => out420_num_data_valid,
        out420_fifo_cap => out420_fifo_cap,
        out420_full_n => out420_full_n,
        out420_write => v_mix_422_to_420_false_U0_out420_write);

    MultiPixStream2AXIvideo_U0 : component main_design_v_mix_0_0_MultiPixStream2AXIvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MultiPixStream2AXIvideo_U0_ap_start,
        ap_done => MultiPixStream2AXIvideo_U0_ap_done,
        ap_continue => MultiPixStream2AXIvideo_U0_ap_continue,
        ap_idle => MultiPixStream2AXIvideo_U0_ap_idle,
        ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
        out420_dout => out420_dout,
        out420_num_data_valid => out420_num_data_valid,
        out420_fifo_cap => out420_fifo_cap,
        out420_empty_n => out420_empty_n,
        out420_read => MultiPixStream2AXIvideo_U0_out420_read,
        m_axis_video_TDATA => MultiPixStream2AXIvideo_U0_m_axis_video_TDATA,
        m_axis_video_TVALID => MultiPixStream2AXIvideo_U0_m_axis_video_TVALID,
        m_axis_video_TREADY => m_axis_video_TREADY,
        m_axis_video_TKEEP => MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP,
        m_axis_video_TSTRB => MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB,
        m_axis_video_TUSER => MultiPixStream2AXIvideo_U0_m_axis_video_TUSER,
        m_axis_video_TLAST => MultiPixStream2AXIvideo_U0_m_axis_video_TLAST,
        m_axis_video_TID => MultiPixStream2AXIvideo_U0_m_axis_video_TID,
        m_axis_video_TDEST => MultiPixStream2AXIvideo_U0_m_axis_video_TDEST,
        Height => HwReg_height_val,
        WidthOut => HwReg_width_val);

    HwReg_layerEnable_val16_c12_U : component main_design_v_mix_0_0_fifo_w3_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerEnable_val16_c12_din,
        if_full_n => HwReg_layerEnable_val16_c12_full_n,
        if_write => entry_proc_U0_HwReg_layerEnable_val16_c12_write,
        if_dout => HwReg_layerEnable_val16_c12_dout,
        if_num_data_valid => HwReg_layerEnable_val16_c12_num_data_valid,
        if_fifo_cap => HwReg_layerEnable_val16_c12_fifo_cap,
        if_empty_n => HwReg_layerEnable_val16_c12_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_read);

    HwReg_layerStartX_1_val17_c_U : component main_design_v_mix_0_0_fifo_w16_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerStartX_1_val17_c_din,
        if_full_n => HwReg_layerStartX_1_val17_c_full_n,
        if_write => entry_proc_U0_HwReg_layerStartX_1_val17_c_write,
        if_dout => HwReg_layerStartX_1_val17_c_dout,
        if_num_data_valid => HwReg_layerStartX_1_val17_c_num_data_valid,
        if_fifo_cap => HwReg_layerStartX_1_val17_c_fifo_cap,
        if_empty_n => HwReg_layerStartX_1_val17_c_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerStartX_1_val17_read);

    HwReg_layerStartX_2_val18_c_U : component main_design_v_mix_0_0_fifo_w16_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerStartX_2_val18_c_din,
        if_full_n => HwReg_layerStartX_2_val18_c_full_n,
        if_write => entry_proc_U0_HwReg_layerStartX_2_val18_c_write,
        if_dout => HwReg_layerStartX_2_val18_c_dout,
        if_num_data_valid => HwReg_layerStartX_2_val18_c_num_data_valid,
        if_fifo_cap => HwReg_layerStartX_2_val18_c_fifo_cap,
        if_empty_n => HwReg_layerStartX_2_val18_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_9_2_val_read);

    HwReg_layerStartY_1_val19_c_U : component main_design_v_mix_0_0_fifo_w16_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerStartY_1_val19_c_din,
        if_full_n => HwReg_layerStartY_1_val19_c_full_n,
        if_write => entry_proc_U0_HwReg_layerStartY_1_val19_c_write,
        if_dout => HwReg_layerStartY_1_val19_c_dout,
        if_num_data_valid => HwReg_layerStartY_1_val19_c_num_data_valid,
        if_fifo_cap => HwReg_layerStartY_1_val19_c_fifo_cap,
        if_empty_n => HwReg_layerStartY_1_val19_c_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerStartY_1_val19_read);

    HwReg_layerStartY_2_val20_c_U : component main_design_v_mix_0_0_fifo_w16_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerStartY_2_val20_c_din,
        if_full_n => HwReg_layerStartY_2_val20_c_full_n,
        if_write => entry_proc_U0_HwReg_layerStartY_2_val20_c_write,
        if_dout => HwReg_layerStartY_2_val20_c_dout,
        if_num_data_valid => HwReg_layerStartY_2_val20_c_num_data_valid,
        if_fifo_cap => HwReg_layerStartY_2_val20_c_fifo_cap,
        if_empty_n => HwReg_layerStartY_2_val20_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_10_2_val_read);

    HwReg_layerScaleFactor_1_val25_c_U : component main_design_v_mix_0_0_fifo_w8_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_din,
        if_full_n => HwReg_layerScaleFactor_1_val25_c_full_n,
        if_write => entry_proc_U0_HwReg_layerScaleFactor_1_val25_c_write,
        if_dout => HwReg_layerScaleFactor_1_val25_c_dout,
        if_num_data_valid => HwReg_layerScaleFactor_1_val25_c_num_data_valid,
        if_fifo_cap => HwReg_layerScaleFactor_1_val25_c_fifo_cap,
        if_empty_n => HwReg_layerScaleFactor_1_val25_c_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read);

    HwReg_layerScaleFactor_2_val26_c_U : component main_design_v_mix_0_0_fifo_w8_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_din,
        if_full_n => HwReg_layerScaleFactor_2_val26_c_full_n,
        if_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
        if_dout => HwReg_layerScaleFactor_2_val26_c_dout,
        if_num_data_valid => HwReg_layerScaleFactor_2_val26_c_num_data_valid,
        if_fifo_cap => HwReg_layerScaleFactor_2_val26_c_fifo_cap,
        if_empty_n => HwReg_layerScaleFactor_2_val26_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read);

    srcLayer0_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_1_U0_srcLayer0_din,
        if_full_n => srcLayer0_full_n,
        if_write => AXIvideo2MultiPixStream_1_U0_srcLayer0_write,
        if_dout => srcLayer0_dout,
        if_num_data_valid => srcLayer0_num_data_valid,
        if_fifo_cap => srcLayer0_fifo_cap,
        if_empty_n => srcLayer0_empty_n,
        if_read => v_mix_420_to_422_false_2_U0_srcLayer0_read);

    HwReg_layerEnableFlag_0_val_c14_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_din,
        if_full_n => HwReg_layerEnableFlag_0_val_c14_full_n,
        if_write => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write,
        if_dout => HwReg_layerEnableFlag_0_val_c14_dout,
        if_num_data_valid => HwReg_layerEnableFlag_0_val_c14_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_0_val_c14_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_0_val_c14_empty_n,
        if_read => v_mix_420_to_422_false_2_U0_layerEnableFlag_read);

    srcLayer0Yuv422_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_din,
        if_full_n => srcLayer0Yuv422_full_n,
        if_write => v_mix_420_to_422_false_2_U0_srcLayer0Yuv422_write,
        if_dout => srcLayer0Yuv422_dout,
        if_num_data_valid => srcLayer0Yuv422_num_data_valid,
        if_fifo_cap => srcLayer0Yuv422_fifo_cap,
        if_empty_n => srcLayer0Yuv422_empty_n,
        if_read => v_mix_422_to_444_false_3_U0_srcLayer0Yuv422_read);

    HwReg_layerEnableFlag_0_val_c13_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_din,
        if_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
        if_write => v_mix_420_to_422_false_2_U0_HwReg_layerEnableFlag_0_val_c13_write,
        if_dout => HwReg_layerEnableFlag_0_val_c13_dout,
        if_num_data_valid => HwReg_layerEnableFlag_0_val_c13_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_0_val_c13_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_0_val_c13_empty_n,
        if_read => v_mix_422_to_444_false_3_U0_layerEnableFlag_read);

    srcLayer0Yuv_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_3_U0_srcLayer0Yuv_din,
        if_full_n => srcLayer0Yuv_full_n,
        if_write => v_mix_422_to_444_false_3_U0_srcLayer0Yuv_write,
        if_dout => srcLayer0Yuv_dout,
        if_num_data_valid => srcLayer0Yuv_num_data_valid,
        if_fifo_cap => srcLayer0Yuv_fifo_cap,
        if_empty_n => srcLayer0Yuv_empty_n,
        if_read => v_mix_yuv2rgb_false_4_U0_srcLayer0Yuv_read);

    HwReg_layerEnableFlag_0_val_c_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_din,
        if_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
        if_write => v_mix_422_to_444_false_3_U0_HwReg_layerEnableFlag_0_val_c_write,
        if_dout => HwReg_layerEnableFlag_0_val_c_dout,
        if_num_data_valid => HwReg_layerEnableFlag_0_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_0_val_c_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
        if_read => v_mix_yuv2rgb_false_4_U0_layerEnableFlag_read);

    outLayer0_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_4_U0_outLayer0_din,
        if_full_n => outLayer0_full_n,
        if_write => v_mix_yuv2rgb_false_4_U0_outLayer0_write,
        if_dout => outLayer0_dout,
        if_num_data_valid => outLayer0_num_data_valid,
        if_fifo_cap => outLayer0_fifo_cap,
        if_empty_n => outLayer0_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_outLayer0_read);

    srcLayer1_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_5_U0_srcLayer1_din,
        if_full_n => srcLayer1_full_n,
        if_write => AXIvideo2MultiPixStream_5_U0_srcLayer1_write,
        if_dout => srcLayer1_dout,
        if_num_data_valid => srcLayer1_num_data_valid,
        if_fifo_cap => srcLayer1_fifo_cap,
        if_empty_n => srcLayer1_empty_n,
        if_read => v_mix_420_to_422_false_6_U0_srcLayer1_read);

    HwReg_layerEnableFlag_1_val_c17_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_din,
        if_full_n => HwReg_layerEnableFlag_1_val_c17_full_n,
        if_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerEnableFlag_1_val_c17_write,
        if_dout => HwReg_layerEnableFlag_1_val_c17_dout,
        if_num_data_valid => HwReg_layerEnableFlag_1_val_c17_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_1_val_c17_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_1_val_c17_empty_n,
        if_read => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_read);

    HwReg_layerWidth_1_val_c24_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_din,
        if_full_n => HwReg_layerWidth_1_val_c24_full_n,
        if_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
        if_dout => HwReg_layerWidth_1_val_c24_dout,
        if_num_data_valid => HwReg_layerWidth_1_val_c24_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_1_val_c24_fifo_cap,
        if_empty_n => HwReg_layerWidth_1_val_c24_empty_n,
        if_read => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_read);

    HwReg_layerHeight_1_val_c32_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_din,
        if_full_n => HwReg_layerHeight_1_val_c32_full_n,
        if_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerHeight_1_val_c32_write,
        if_dout => HwReg_layerHeight_1_val_c32_dout,
        if_num_data_valid => HwReg_layerHeight_1_val_c32_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_1_val_c32_fifo_cap,
        if_empty_n => HwReg_layerHeight_1_val_c32_empty_n,
        if_read => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_read);

    srcLayer1Yuv422_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_din,
        if_full_n => srcLayer1Yuv422_full_n,
        if_write => v_mix_420_to_422_false_6_U0_srcLayer1Yuv422_write,
        if_dout => srcLayer1Yuv422_dout,
        if_num_data_valid => srcLayer1Yuv422_num_data_valid,
        if_fifo_cap => srcLayer1Yuv422_fifo_cap,
        if_empty_n => srcLayer1Yuv422_empty_n,
        if_read => v_mix_422_to_444_false_7_U0_srcLayer1Yuv422_read);

    HwReg_layerEnableFlag_1_val_c16_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_din,
        if_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
        if_write => v_mix_420_to_422_false_6_U0_HwReg_layerEnableFlag_1_val_c16_write,
        if_dout => HwReg_layerEnableFlag_1_val_c16_dout,
        if_num_data_valid => HwReg_layerEnableFlag_1_val_c16_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_1_val_c16_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_1_val_c16_empty_n,
        if_read => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_read);

    HwReg_layerWidth_1_val_c23_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_din,
        if_full_n => HwReg_layerWidth_1_val_c23_full_n,
        if_write => v_mix_420_to_422_false_6_U0_HwReg_layerWidth_1_val_c23_write,
        if_dout => HwReg_layerWidth_1_val_c23_dout,
        if_num_data_valid => HwReg_layerWidth_1_val_c23_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_1_val_c23_fifo_cap,
        if_empty_n => HwReg_layerWidth_1_val_c23_empty_n,
        if_read => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_read);

    HwReg_layerHeight_1_val_c31_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_din,
        if_full_n => HwReg_layerHeight_1_val_c31_full_n,
        if_write => v_mix_420_to_422_false_6_U0_HwReg_layerHeight_1_val_c31_write,
        if_dout => HwReg_layerHeight_1_val_c31_dout,
        if_num_data_valid => HwReg_layerHeight_1_val_c31_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_1_val_c31_fifo_cap,
        if_empty_n => HwReg_layerHeight_1_val_c31_empty_n,
        if_read => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_read);

    srcLayer1Yuv_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_7_U0_srcLayer1Yuv_din,
        if_full_n => srcLayer1Yuv_full_n,
        if_write => v_mix_422_to_444_false_7_U0_srcLayer1Yuv_write,
        if_dout => srcLayer1Yuv_dout,
        if_num_data_valid => srcLayer1Yuv_num_data_valid,
        if_fifo_cap => srcLayer1Yuv_fifo_cap,
        if_empty_n => srcLayer1Yuv_empty_n,
        if_read => v_mix_yuv2rgb_false_8_U0_srcLayer1Yuv_read);

    HwReg_layerEnableFlag_1_val_c15_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_din,
        if_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
        if_write => v_mix_422_to_444_false_7_U0_HwReg_layerEnableFlag_1_val_c15_write,
        if_dout => HwReg_layerEnableFlag_1_val_c15_dout,
        if_num_data_valid => HwReg_layerEnableFlag_1_val_c15_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_1_val_c15_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_1_val_c15_empty_n,
        if_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_read);

    HwReg_layerWidth_1_val_c22_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_din,
        if_full_n => HwReg_layerWidth_1_val_c22_full_n,
        if_write => v_mix_422_to_444_false_7_U0_HwReg_layerWidth_1_val_c22_write,
        if_dout => HwReg_layerWidth_1_val_c22_dout,
        if_num_data_valid => HwReg_layerWidth_1_val_c22_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_1_val_c22_fifo_cap,
        if_empty_n => HwReg_layerWidth_1_val_c22_empty_n,
        if_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_read);

    HwReg_layerHeight_1_val_c30_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_din,
        if_full_n => HwReg_layerHeight_1_val_c30_full_n,
        if_write => v_mix_422_to_444_false_7_U0_HwReg_layerHeight_1_val_c30_write,
        if_dout => HwReg_layerHeight_1_val_c30_dout,
        if_num_data_valid => HwReg_layerHeight_1_val_c30_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_1_val_c30_fifo_cap,
        if_empty_n => HwReg_layerHeight_1_val_c30_empty_n,
        if_read => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_read);

    srcLayer1Rgb_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_din,
        if_full_n => srcLayer1Rgb_full_n,
        if_write => v_mix_yuv2rgb_false_8_U0_srcLayer1Rgb_write,
        if_dout => srcLayer1Rgb_dout,
        if_num_data_valid => srcLayer1Rgb_num_data_valid,
        if_fifo_cap => srcLayer1Rgb_fifo_cap,
        if_empty_n => srcLayer1Rgb_empty_n,
        if_read => v_mix_upsample_false_9_U0_srcLayer1Rgb_read);

    HwReg_layerEnableFlag_1_val_c_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_din,
        if_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
        if_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerEnableFlag_1_val_c_write,
        if_dout => HwReg_layerEnableFlag_1_val_c_dout,
        if_num_data_valid => HwReg_layerEnableFlag_1_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_1_val_c_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_1_val_c_empty_n,
        if_read => v_mix_upsample_false_9_U0_HwReg_layerEnableFlag_1_val_read);

    HwReg_layerWidth_1_val_c21_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_din,
        if_full_n => HwReg_layerWidth_1_val_c21_full_n,
        if_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerWidth_1_val_c21_write,
        if_dout => HwReg_layerWidth_1_val_c21_dout,
        if_num_data_valid => HwReg_layerWidth_1_val_c21_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_1_val_c21_fifo_cap,
        if_empty_n => HwReg_layerWidth_1_val_c21_empty_n,
        if_read => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_read);

    HwReg_layerHeight_1_val_c29_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_din,
        if_full_n => HwReg_layerHeight_1_val_c29_full_n,
        if_write => v_mix_yuv2rgb_false_8_U0_HwReg_layerHeight_1_val_c29_write,
        if_dout => HwReg_layerHeight_1_val_c29_dout,
        if_num_data_valid => HwReg_layerHeight_1_val_c29_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_1_val_c29_fifo_cap,
        if_empty_n => HwReg_layerHeight_1_val_c29_empty_n,
        if_read => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_read);

    srcLayer1x_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_9_U0_srcLayer1x_din,
        if_full_n => srcLayer1x_full_n,
        if_write => v_mix_upsample_false_9_U0_srcLayer1x_write,
        if_dout => srcLayer1x_dout,
        if_num_data_valid => srcLayer1x_num_data_valid,
        if_fifo_cap => srcLayer1x_fifo_cap,
        if_empty_n => srcLayer1x_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_srcLayer1x_read);

    HwReg_layerWidth_1_val_c_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_din,
        if_full_n => HwReg_layerWidth_1_val_c_full_n,
        if_write => v_mix_upsample_false_9_U0_HwReg_layerWidth_1_val_c_write,
        if_dout => HwReg_layerWidth_1_val_c_dout,
        if_num_data_valid => HwReg_layerWidth_1_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_1_val_c_fifo_cap,
        if_empty_n => HwReg_layerWidth_1_val_c_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerWidth_1_val_read);

    HwReg_layerHeight_1_val_c_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_din,
        if_full_n => HwReg_layerHeight_1_val_c_full_n,
        if_write => v_mix_upsample_false_9_U0_HwReg_layerHeight_1_val_c_write,
        if_dout => HwReg_layerHeight_1_val_c_dout,
        if_num_data_valid => HwReg_layerHeight_1_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_1_val_c_fifo_cap,
        if_empty_n => HwReg_layerHeight_1_val_c_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_HwReg_layerHeight_1_val_read);

    outLayer1_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_core_alpha_false_false_U0_outLayer1_din,
        if_full_n => outLayer1_full_n,
        if_write => v_mix_core_alpha_false_false_U0_outLayer1_write,
        if_dout => outLayer1_dout,
        if_num_data_valid => outLayer1_num_data_valid,
        if_fifo_cap => outLayer1_fifo_cap,
        if_empty_n => outLayer1_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_outLayer1_read);

    HwReg_layerEnable_val16_c_U : component main_design_v_mix_0_0_fifo_w3_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_din,
        if_full_n => HwReg_layerEnable_val16_c_full_n,
        if_write => v_mix_core_alpha_false_false_U0_HwReg_layerEnable_val16_c_write,
        if_dout => HwReg_layerEnable_val16_c_dout,
        if_num_data_valid => HwReg_layerEnable_val16_c_num_data_valid,
        if_fifo_cap => HwReg_layerEnable_val16_c_fifo_cap,
        if_empty_n => HwReg_layerEnable_val16_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_6_val_read);

    srcLayer2_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_srcLayer2_din,
        if_full_n => srcLayer2_full_n,
        if_write => AXIvideo2MultiPixStream_U0_srcLayer2_write,
        if_dout => srcLayer2_dout,
        if_num_data_valid => srcLayer2_num_data_valid,
        if_fifo_cap => srcLayer2_fifo_cap,
        if_empty_n => srcLayer2_empty_n,
        if_read => v_mix_420_to_422_false_U0_srcLayer2_read);

    HwReg_layerEnableFlag_2_val_c20_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_din,
        if_full_n => HwReg_layerEnableFlag_2_val_c20_full_n,
        if_write => AXIvideo2MultiPixStream_U0_HwReg_layerEnableFlag_2_val_c20_write,
        if_dout => HwReg_layerEnableFlag_2_val_c20_dout,
        if_num_data_valid => HwReg_layerEnableFlag_2_val_c20_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_2_val_c20_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_2_val_c20_empty_n,
        if_read => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_read);

    HwReg_layerWidth_2_val_c28_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_din,
        if_full_n => HwReg_layerWidth_2_val_c28_full_n,
        if_write => AXIvideo2MultiPixStream_U0_HwReg_layerWidth_2_val_c28_write,
        if_dout => HwReg_layerWidth_2_val_c28_dout,
        if_num_data_valid => HwReg_layerWidth_2_val_c28_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_2_val_c28_fifo_cap,
        if_empty_n => HwReg_layerWidth_2_val_c28_empty_n,
        if_read => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_read);

    HwReg_layerHeight_2_val_c36_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_din,
        if_full_n => HwReg_layerHeight_2_val_c36_full_n,
        if_write => AXIvideo2MultiPixStream_U0_HwReg_layerHeight_2_val_c36_write,
        if_dout => HwReg_layerHeight_2_val_c36_dout,
        if_num_data_valid => HwReg_layerHeight_2_val_c36_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_2_val_c36_fifo_cap,
        if_empty_n => HwReg_layerHeight_2_val_c36_empty_n,
        if_read => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_read);

    srcLayer2Yuv422_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_U0_srcLayer2Yuv422_din,
        if_full_n => srcLayer2Yuv422_full_n,
        if_write => v_mix_420_to_422_false_U0_srcLayer2Yuv422_write,
        if_dout => srcLayer2Yuv422_dout,
        if_num_data_valid => srcLayer2Yuv422_num_data_valid,
        if_fifo_cap => srcLayer2Yuv422_fifo_cap,
        if_empty_n => srcLayer2Yuv422_empty_n,
        if_read => v_mix_422_to_444_false_U0_srcLayer2Yuv422_read);

    HwReg_layerEnableFlag_2_val_c19_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_din,
        if_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
        if_write => v_mix_420_to_422_false_U0_HwReg_layerEnableFlag_2_val_c19_write,
        if_dout => HwReg_layerEnableFlag_2_val_c19_dout,
        if_num_data_valid => HwReg_layerEnableFlag_2_val_c19_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_2_val_c19_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_2_val_c19_empty_n,
        if_read => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_read);

    HwReg_layerWidth_2_val_c27_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_din,
        if_full_n => HwReg_layerWidth_2_val_c27_full_n,
        if_write => v_mix_420_to_422_false_U0_HwReg_layerWidth_2_val_c27_write,
        if_dout => HwReg_layerWidth_2_val_c27_dout,
        if_num_data_valid => HwReg_layerWidth_2_val_c27_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_2_val_c27_fifo_cap,
        if_empty_n => HwReg_layerWidth_2_val_c27_empty_n,
        if_read => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_read);

    HwReg_layerHeight_2_val_c35_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_din,
        if_full_n => HwReg_layerHeight_2_val_c35_full_n,
        if_write => v_mix_420_to_422_false_U0_HwReg_layerHeight_2_val_c35_write,
        if_dout => HwReg_layerHeight_2_val_c35_dout,
        if_num_data_valid => HwReg_layerHeight_2_val_c35_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_2_val_c35_fifo_cap,
        if_empty_n => HwReg_layerHeight_2_val_c35_empty_n,
        if_read => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_read);

    srcLayer2Yuv_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_U0_srcLayer2Yuv_din,
        if_full_n => srcLayer2Yuv_full_n,
        if_write => v_mix_422_to_444_false_U0_srcLayer2Yuv_write,
        if_dout => srcLayer2Yuv_dout,
        if_num_data_valid => srcLayer2Yuv_num_data_valid,
        if_fifo_cap => srcLayer2Yuv_fifo_cap,
        if_empty_n => srcLayer2Yuv_empty_n,
        if_read => v_mix_yuv2rgb_false_U0_srcLayer2Yuv_read);

    HwReg_layerEnableFlag_2_val_c18_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_din,
        if_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
        if_write => v_mix_422_to_444_false_U0_HwReg_layerEnableFlag_2_val_c18_write,
        if_dout => HwReg_layerEnableFlag_2_val_c18_dout,
        if_num_data_valid => HwReg_layerEnableFlag_2_val_c18_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_2_val_c18_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_2_val_c18_empty_n,
        if_read => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_read);

    HwReg_layerWidth_2_val_c26_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_din,
        if_full_n => HwReg_layerWidth_2_val_c26_full_n,
        if_write => v_mix_422_to_444_false_U0_HwReg_layerWidth_2_val_c26_write,
        if_dout => HwReg_layerWidth_2_val_c26_dout,
        if_num_data_valid => HwReg_layerWidth_2_val_c26_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_2_val_c26_fifo_cap,
        if_empty_n => HwReg_layerWidth_2_val_c26_empty_n,
        if_read => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_read);

    HwReg_layerHeight_2_val_c34_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_din,
        if_full_n => HwReg_layerHeight_2_val_c34_full_n,
        if_write => v_mix_422_to_444_false_U0_HwReg_layerHeight_2_val_c34_write,
        if_dout => HwReg_layerHeight_2_val_c34_dout,
        if_num_data_valid => HwReg_layerHeight_2_val_c34_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_2_val_c34_fifo_cap,
        if_empty_n => HwReg_layerHeight_2_val_c34_empty_n,
        if_read => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_read);

    srcLayer2Rgb_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_U0_srcLayer2Rgb_din,
        if_full_n => srcLayer2Rgb_full_n,
        if_write => v_mix_yuv2rgb_false_U0_srcLayer2Rgb_write,
        if_dout => srcLayer2Rgb_dout,
        if_num_data_valid => srcLayer2Rgb_num_data_valid,
        if_fifo_cap => srcLayer2Rgb_fifo_cap,
        if_empty_n => srcLayer2Rgb_empty_n,
        if_read => v_mix_upsample_false_U0_srcLayer2Rgb_read);

    HwReg_layerEnableFlag_2_val_c_U : component main_design_v_mix_0_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_din,
        if_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
        if_write => v_mix_yuv2rgb_false_U0_HwReg_layerEnableFlag_2_val_c_write,
        if_dout => HwReg_layerEnableFlag_2_val_c_dout,
        if_num_data_valid => HwReg_layerEnableFlag_2_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerEnableFlag_2_val_c_fifo_cap,
        if_empty_n => HwReg_layerEnableFlag_2_val_c_empty_n,
        if_read => v_mix_upsample_false_U0_HwReg_layerEnableFlag_2_val_read);

    HwReg_layerWidth_2_val_c25_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_din,
        if_full_n => HwReg_layerWidth_2_val_c25_full_n,
        if_write => v_mix_yuv2rgb_false_U0_HwReg_layerWidth_2_val_c25_write,
        if_dout => HwReg_layerWidth_2_val_c25_dout,
        if_num_data_valid => HwReg_layerWidth_2_val_c25_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_2_val_c25_fifo_cap,
        if_empty_n => HwReg_layerWidth_2_val_c25_empty_n,
        if_read => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_read);

    HwReg_layerHeight_2_val_c33_U : component main_design_v_mix_0_0_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_din,
        if_full_n => HwReg_layerHeight_2_val_c33_full_n,
        if_write => v_mix_yuv2rgb_false_U0_HwReg_layerHeight_2_val_c33_write,
        if_dout => HwReg_layerHeight_2_val_c33_dout,
        if_num_data_valid => HwReg_layerHeight_2_val_c33_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_2_val_c33_fifo_cap,
        if_empty_n => HwReg_layerHeight_2_val_c33_empty_n,
        if_read => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_read);

    srcLayer2x_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_U0_srcLayer2x_din,
        if_full_n => srcLayer2x_full_n,
        if_write => v_mix_upsample_false_U0_srcLayer2x_write,
        if_dout => srcLayer2x_dout,
        if_num_data_valid => srcLayer2x_num_data_valid,
        if_fifo_cap => srcLayer2x_fifo_cap,
        if_empty_n => srcLayer2x_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_srcLayer2x_read);

    HwReg_layerWidth_2_val_c_U : component main_design_v_mix_0_0_fifo_w16_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_din,
        if_full_n => HwReg_layerWidth_2_val_c_full_n,
        if_write => v_mix_upsample_false_U0_HwReg_layerWidth_2_val_c_write,
        if_dout => HwReg_layerWidth_2_val_c_dout,
        if_num_data_valid => HwReg_layerWidth_2_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerWidth_2_val_c_fifo_cap,
        if_empty_n => HwReg_layerWidth_2_val_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_11_2_val_read);

    HwReg_layerHeight_2_val_c_U : component main_design_v_mix_0_0_fifo_w16_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_din,
        if_full_n => HwReg_layerHeight_2_val_c_full_n,
        if_write => v_mix_upsample_false_U0_HwReg_layerHeight_2_val_c_write,
        if_dout => HwReg_layerHeight_2_val_c_dout,
        if_num_data_valid => HwReg_layerHeight_2_val_c_num_data_valid,
        if_fifo_cap => HwReg_layerHeight_2_val_c_fifo_cap,
        if_empty_n => HwReg_layerHeight_2_val_c_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_hwReg_12_2_val_read);

    outLayer2_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_core_alpha_false_false_10_U0_outLayer2_din,
        if_full_n => outLayer2_full_n,
        if_write => v_mix_core_alpha_false_false_10_U0_outLayer2_write,
        if_dout => outLayer2_dout,
        if_num_data_valid => outLayer2_num_data_valid,
        if_fifo_cap => outLayer2_fifo_cap,
        if_empty_n => outLayer2_empty_n,
        if_read => v_mix_rgb2yuv_false_U0_outLayer2_read);

    outYuv_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_rgb2yuv_false_U0_outYuv_din,
        if_full_n => outYuv_full_n,
        if_write => v_mix_rgb2yuv_false_U0_outYuv_write,
        if_dout => outYuv_dout,
        if_num_data_valid => outYuv_num_data_valid,
        if_fifo_cap => outYuv_fifo_cap,
        if_empty_n => outYuv_empty_n,
        if_read => v_mix_444_to_422_false_U0_outYuv_read);

    out422_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_444_to_422_false_U0_out422_din,
        if_full_n => out422_full_n,
        if_write => v_mix_444_to_422_false_U0_out422_write,
        if_dout => out422_dout,
        if_num_data_valid => out422_num_data_valid,
        if_fifo_cap => out422_fifo_cap,
        if_empty_n => out422_empty_n,
        if_read => v_mix_422_to_420_false_U0_out422_read);

    out420_U : component main_design_v_mix_0_0_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_mix_422_to_420_false_U0_out420_din,
        if_full_n => out420_full_n,
        if_write => v_mix_422_to_420_false_U0_out420_write,
        if_dout => out420_dout,
        if_num_data_valid => out420_num_data_valid,
        if_fifo_cap => out420_fifo_cap,
        if_empty_n => out420_empty_n,
        if_read => MultiPixStream2AXIvideo_U0_out420_read);

    start_for_v_mix_core_alpha_false_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_core_alpha_false_false_U0_din,
        if_full_n => start_for_v_mix_core_alpha_false_false_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_v_mix_core_alpha_false_false_U0_dout,
        if_empty_n => start_for_v_mix_core_alpha_false_false_U0_empty_n,
        if_read => v_mix_core_alpha_false_false_U0_ap_ready);

    start_for_v_mix_core_alpha_false_false_10_U0_U : component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_core_alpha_false_false_10_U0_din,
        if_full_n => start_for_v_mix_core_alpha_false_false_10_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_v_mix_core_alpha_false_false_10_U0_dout,
        if_empty_n => start_for_v_mix_core_alpha_false_false_10_U0_empty_n,
        if_read => v_mix_core_alpha_false_false_10_U0_ap_ready);

    start_for_v_mix_420_to_422_false_2_U0_U : component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_420_to_422_false_2_U0_din,
        if_full_n => start_for_v_mix_420_to_422_false_2_U0_full_n,
        if_write => AXIvideo2MultiPixStream_1_U0_start_write,
        if_dout => start_for_v_mix_420_to_422_false_2_U0_dout,
        if_empty_n => start_for_v_mix_420_to_422_false_2_U0_empty_n,
        if_read => v_mix_420_to_422_false_2_U0_ap_ready);

    start_for_v_mix_422_to_444_false_3_U0_U : component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_422_to_444_false_3_U0_din,
        if_full_n => start_for_v_mix_422_to_444_false_3_U0_full_n,
        if_write => v_mix_420_to_422_false_2_U0_start_write,
        if_dout => start_for_v_mix_422_to_444_false_3_U0_dout,
        if_empty_n => start_for_v_mix_422_to_444_false_3_U0_empty_n,
        if_read => v_mix_422_to_444_false_3_U0_ap_ready);

    start_for_v_mix_yuv2rgb_false_4_U0_U : component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_yuv2rgb_false_4_U0_din,
        if_full_n => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
        if_write => v_mix_422_to_444_false_3_U0_start_write,
        if_dout => start_for_v_mix_yuv2rgb_false_4_U0_dout,
        if_empty_n => start_for_v_mix_yuv2rgb_false_4_U0_empty_n,
        if_read => v_mix_yuv2rgb_false_4_U0_ap_ready);

    start_for_v_mix_420_to_422_false_6_U0_U : component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_420_to_422_false_6_U0_din,
        if_full_n => start_for_v_mix_420_to_422_false_6_U0_full_n,
        if_write => AXIvideo2MultiPixStream_5_U0_start_write,
        if_dout => start_for_v_mix_420_to_422_false_6_U0_dout,
        if_empty_n => start_for_v_mix_420_to_422_false_6_U0_empty_n,
        if_read => v_mix_420_to_422_false_6_U0_ap_ready);

    start_for_v_mix_422_to_444_false_7_U0_U : component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_422_to_444_false_7_U0_din,
        if_full_n => start_for_v_mix_422_to_444_false_7_U0_full_n,
        if_write => v_mix_420_to_422_false_6_U0_start_write,
        if_dout => start_for_v_mix_422_to_444_false_7_U0_dout,
        if_empty_n => start_for_v_mix_422_to_444_false_7_U0_empty_n,
        if_read => v_mix_422_to_444_false_7_U0_ap_ready);

    start_for_v_mix_yuv2rgb_false_8_U0_U : component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_yuv2rgb_false_8_U0_din,
        if_full_n => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
        if_write => v_mix_422_to_444_false_7_U0_start_write,
        if_dout => start_for_v_mix_yuv2rgb_false_8_U0_dout,
        if_empty_n => start_for_v_mix_yuv2rgb_false_8_U0_empty_n,
        if_read => v_mix_yuv2rgb_false_8_U0_ap_ready);

    start_for_v_mix_upsample_false_9_U0_U : component main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_upsample_false_9_U0_din,
        if_full_n => start_for_v_mix_upsample_false_9_U0_full_n,
        if_write => v_mix_yuv2rgb_false_8_U0_start_write,
        if_dout => start_for_v_mix_upsample_false_9_U0_dout,
        if_empty_n => start_for_v_mix_upsample_false_9_U0_empty_n,
        if_read => v_mix_upsample_false_9_U0_ap_ready);

    start_for_v_mix_420_to_422_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_420_to_422_false_U0_din,
        if_full_n => start_for_v_mix_420_to_422_false_U0_full_n,
        if_write => AXIvideo2MultiPixStream_U0_start_write,
        if_dout => start_for_v_mix_420_to_422_false_U0_dout,
        if_empty_n => start_for_v_mix_420_to_422_false_U0_empty_n,
        if_read => v_mix_420_to_422_false_U0_ap_ready);

    start_for_v_mix_422_to_444_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_422_to_444_false_U0_din,
        if_full_n => start_for_v_mix_422_to_444_false_U0_full_n,
        if_write => v_mix_420_to_422_false_U0_start_write,
        if_dout => start_for_v_mix_422_to_444_false_U0_dout,
        if_empty_n => start_for_v_mix_422_to_444_false_U0_empty_n,
        if_read => v_mix_422_to_444_false_U0_ap_ready);

    start_for_v_mix_yuv2rgb_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_yuv2rgb_false_U0_din,
        if_full_n => start_for_v_mix_yuv2rgb_false_U0_full_n,
        if_write => v_mix_422_to_444_false_U0_start_write,
        if_dout => start_for_v_mix_yuv2rgb_false_U0_dout,
        if_empty_n => start_for_v_mix_yuv2rgb_false_U0_empty_n,
        if_read => v_mix_yuv2rgb_false_U0_ap_ready);

    start_for_v_mix_upsample_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_upsample_false_U0_din,
        if_full_n => start_for_v_mix_upsample_false_U0_full_n,
        if_write => v_mix_yuv2rgb_false_U0_start_write,
        if_dout => start_for_v_mix_upsample_false_U0_dout,
        if_empty_n => start_for_v_mix_upsample_false_U0_empty_n,
        if_read => v_mix_upsample_false_U0_ap_ready);

    start_for_v_mix_rgb2yuv_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_rgb2yuv_false_U0_din,
        if_full_n => start_for_v_mix_rgb2yuv_false_U0_full_n,
        if_write => v_mix_core_alpha_false_false_10_U0_start_write,
        if_dout => start_for_v_mix_rgb2yuv_false_U0_dout,
        if_empty_n => start_for_v_mix_rgb2yuv_false_U0_empty_n,
        if_read => v_mix_rgb2yuv_false_U0_ap_ready);

    start_for_v_mix_444_to_422_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_444_to_422_false_U0_din,
        if_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
        if_write => v_mix_rgb2yuv_false_U0_start_write,
        if_dout => start_for_v_mix_444_to_422_false_U0_dout,
        if_empty_n => start_for_v_mix_444_to_422_false_U0_empty_n,
        if_read => v_mix_444_to_422_false_U0_ap_ready);

    start_for_v_mix_422_to_420_false_U0_U : component main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_v_mix_422_to_420_false_U0_din,
        if_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
        if_write => v_mix_444_to_422_false_U0_start_write,
        if_dout => start_for_v_mix_422_to_420_false_U0_dout,
        if_empty_n => start_for_v_mix_422_to_420_false_U0_empty_n,
        if_read => v_mix_422_to_420_false_U0_ap_ready);

    start_for_MultiPixStream2AXIvideo_U0_U : component main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_MultiPixStream2AXIvideo_U0_din,
        if_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
        if_write => v_mix_422_to_420_false_U0_start_write,
        if_dout => start_for_MultiPixStream2AXIvideo_U0_dout,
        if_empty_n => start_for_MultiPixStream2AXIvideo_U0_empty_n,
        if_read => MultiPixStream2AXIvideo_U0_ap_ready);





    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    AXIvideo2MultiPixStream_1_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2MultiPixStream_1_U0_ap_start <= ((ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    AXIvideo2MultiPixStream_5_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2MultiPixStream_5_U0_ap_start <= ((ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    AXIvideo2MultiPixStream_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2MultiPixStream_U0_ap_start <= ((ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MultiPixStream2AXIvideo_U0_ap_continue <= ap_continue;
    MultiPixStream2AXIvideo_U0_ap_start <= start_for_MultiPixStream2AXIvideo_U0_empty_n;
    ap_done <= MultiPixStream2AXIvideo_U0_ap_done;
    ap_idle <= (v_mix_yuv2rgb_false_U0_ap_idle and v_mix_yuv2rgb_false_8_U0_ap_idle and v_mix_yuv2rgb_false_4_U0_ap_idle and v_mix_upsample_false_U0_ap_idle and v_mix_upsample_false_9_U0_ap_idle and v_mix_rgb2yuv_false_U0_ap_idle and v_mix_core_alpha_false_false_U0_ap_idle and v_mix_core_alpha_false_false_10_U0_ap_idle and v_mix_444_to_422_false_U0_ap_idle and v_mix_422_to_444_false_U0_ap_idle and v_mix_422_to_444_false_7_U0_ap_idle and v_mix_422_to_444_false_3_U0_ap_idle and v_mix_422_to_420_false_U0_ap_idle and v_mix_420_to_422_false_U0_ap_idle and v_mix_420_to_422_false_6_U0_ap_idle and v_mix_420_to_422_false_2_U0_ap_idle and entry_proc_U0_ap_idle and MultiPixStream2AXIvideo_U0_ap_idle and AXIvideo2MultiPixStream_U0_ap_idle and AXIvideo2MultiPixStream_5_U0_ap_idle and AXIvideo2MultiPixStream_1_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready <= (ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready or AXIvideo2MultiPixStream_1_U0_ap_ready);
    ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready <= (ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready or AXIvideo2MultiPixStream_5_U0_ap_ready);
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready <= (ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready or AXIvideo2MultiPixStream_U0_ap_ready);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_AXIvideo2MultiPixStream_U0_ap_ready and ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready and ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    entry_proc_U0_start_full_n <= (start_for_v_mix_core_alpha_false_false_U0_full_n and start_for_v_mix_core_alpha_false_false_10_U0_full_n);
    m_axis_video_TDATA <= MultiPixStream2AXIvideo_U0_m_axis_video_TDATA;
    m_axis_video_TDEST <= MultiPixStream2AXIvideo_U0_m_axis_video_TDEST;
    m_axis_video_TID <= MultiPixStream2AXIvideo_U0_m_axis_video_TID;
    m_axis_video_TKEEP <= MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP;
    m_axis_video_TLAST <= MultiPixStream2AXIvideo_U0_m_axis_video_TLAST;
    m_axis_video_TSTRB <= MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB;
    m_axis_video_TUSER <= MultiPixStream2AXIvideo_U0_m_axis_video_TUSER;
    m_axis_video_TVALID <= MultiPixStream2AXIvideo_U0_m_axis_video_TVALID;
    s_axis_video1_TREADY <= AXIvideo2MultiPixStream_5_U0_s_axis_video1_TREADY;
    s_axis_video2_TREADY <= AXIvideo2MultiPixStream_U0_s_axis_video2_TREADY;
    s_axis_video_TREADY <= AXIvideo2MultiPixStream_1_U0_s_axis_video_TREADY;
    start_for_MultiPixStream2AXIvideo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_420_to_422_false_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_420_to_422_false_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_420_to_422_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_422_to_420_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_422_to_444_false_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_422_to_444_false_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_422_to_444_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_444_to_422_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_core_alpha_false_false_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_core_alpha_false_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_rgb2yuv_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_upsample_false_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_upsample_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_yuv2rgb_false_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_yuv2rgb_false_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_v_mix_yuv2rgb_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    v_mix_420_to_422_false_2_U0_ap_continue <= ap_const_logic_1;
    v_mix_420_to_422_false_2_U0_ap_start <= start_for_v_mix_420_to_422_false_2_U0_empty_n;
    v_mix_420_to_422_false_6_U0_ap_continue <= ap_const_logic_1;
    v_mix_420_to_422_false_6_U0_ap_start <= start_for_v_mix_420_to_422_false_6_U0_empty_n;
    v_mix_420_to_422_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_420_to_422_false_U0_ap_start <= start_for_v_mix_420_to_422_false_U0_empty_n;
    v_mix_422_to_420_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_422_to_420_false_U0_ap_start <= start_for_v_mix_422_to_420_false_U0_empty_n;
    v_mix_422_to_444_false_3_U0_ap_continue <= ap_const_logic_1;
    v_mix_422_to_444_false_3_U0_ap_start <= start_for_v_mix_422_to_444_false_3_U0_empty_n;
    v_mix_422_to_444_false_7_U0_ap_continue <= ap_const_logic_1;
    v_mix_422_to_444_false_7_U0_ap_start <= start_for_v_mix_422_to_444_false_7_U0_empty_n;
    v_mix_422_to_444_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_422_to_444_false_U0_ap_start <= start_for_v_mix_422_to_444_false_U0_empty_n;
    v_mix_444_to_422_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_444_to_422_false_U0_ap_start <= start_for_v_mix_444_to_422_false_U0_empty_n;
    v_mix_core_alpha_false_false_10_U0_ap_continue <= ap_const_logic_1;
    v_mix_core_alpha_false_false_10_U0_ap_start <= start_for_v_mix_core_alpha_false_false_10_U0_empty_n;
    v_mix_core_alpha_false_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_core_alpha_false_false_U0_ap_start <= start_for_v_mix_core_alpha_false_false_U0_empty_n;
    v_mix_rgb2yuv_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_rgb2yuv_false_U0_ap_start <= start_for_v_mix_rgb2yuv_false_U0_empty_n;
    v_mix_upsample_false_9_U0_ap_continue <= ap_const_logic_1;
    v_mix_upsample_false_9_U0_ap_start <= start_for_v_mix_upsample_false_9_U0_empty_n;
    v_mix_upsample_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_upsample_false_U0_ap_start <= start_for_v_mix_upsample_false_U0_empty_n;
    v_mix_yuv2rgb_false_4_U0_ap_continue <= ap_const_logic_1;
    v_mix_yuv2rgb_false_4_U0_ap_start <= start_for_v_mix_yuv2rgb_false_4_U0_empty_n;
    v_mix_yuv2rgb_false_8_U0_ap_continue <= ap_const_logic_1;
    v_mix_yuv2rgb_false_8_U0_ap_start <= start_for_v_mix_yuv2rgb_false_8_U0_empty_n;
    v_mix_yuv2rgb_false_U0_ap_continue <= ap_const_logic_1;
    v_mix_yuv2rgb_false_U0_ap_start <= start_for_v_mix_yuv2rgb_false_U0_empty_n;
end behav;
