#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 26 16:43:02 2020
# Process ID: 14880
# Current directory: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5
# Command line: vivado -mode batch -source scripts/z1top_fifo_display.tcl
# Log file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/vivado.log
# Journal file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/vivado.jou
#-----------------------------------------------------------
source scripts/z1top_fifo_display.tcl
# create_project -force z1top_fifo_display_proj z1top_fifo_display_proj -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# add_files -norecurse src/z1top_fifo_display.v
# add_files -norecurse src/button_parser.v
# add_files -norecurse src/debouncer.v
# add_files -norecurse src/synchronizer.v
# add_files -norecurse src/edge_detector.v
# add_files -norecurse src/display_controller.v
# add_files -norecurse src/clk_wiz.v
# add_files -norecurse src/pixel_stream.v
# add_files -norecurse src/fifo.v
# add_files -norecurse ../lib/EECS151.v
# add_files -norecurse src/ucb_wheeler_hall_bin.mif
# add_files -fileset constrs_1 -norecurse constrs/pynq-z1.xdc
# update_compile_order -fileset sources_1
# check_syntax
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 2. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:2]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:1]
# update_compile_order -fileset sources_1
# set_property ip_repo_paths digilent_ips [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
# create_bd_design "z1top_fifo_display_bd"
Wrote  : </home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd> 
# set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0 ]
# set_property -dict [ list CONFIG.kClkRange {3} ] $rgb2dvi_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'FIFO_WIDTH' by 8 for port or parameter 'fifo_enq_data'
INFO: [IP_Flow 19-5107] Inferred bus interface 'pixel_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'pixel_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'pixel_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
# set z1top_fifo_display_0 [create_bd_cell -type module -reference z1top_fifo_display z1top_fifo_display_0]
# set TMDS_0 [ create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 TMDS_0 ]
# set BUTTONS [ create_bd_port -dir I -from 3 -to 0 BUTTONS ]
# set CLK_125MHZ_FPGA [ create_bd_port -dir I CLK_125MHZ_FPGA ]
# set LEDS [ create_bd_port -dir O -from 5 -to 0 LEDS ]
# set SWITCHES [ create_bd_port -dir I -from 1 -to 0 SWITCHES ]
# connect_bd_intf_net -intf_net rgb2dvi_0_TMDS [get_bd_intf_ports TMDS_0] [get_bd_intf_pins rgb2dvi_0/TMDS]
# connect_bd_net -net BUTTONS [get_bd_ports BUTTONS] [get_bd_pins z1top_fifo_display_0/BUTTONS]
# connect_bd_net -net CLK_125MHZ_FPGA [get_bd_ports CLK_125MHZ_FPGA] [get_bd_pins z1top_fifo_display_0/CLK_125MHZ_FPGA]
# connect_bd_net -net SWITCHES [get_bd_ports SWITCHES] [get_bd_pins z1top_fifo_display_0/SWITCHES]
# connect_bd_net -net z1top_fifo_display_0_LEDS [get_bd_ports LEDS] [get_bd_pins z1top_fifo_display_0/LEDS]
# connect_bd_net -net z1top_fifo_display_0_pixel_clk [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins z1top_fifo_display_0/pixel_clk]
# connect_bd_net -net z1top_fifo_display_0_video_out_pData [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins z1top_fifo_display_0/video_out_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pHSync [get_bd_pins rgb2dvi_0/vid_pHSync] [get_bd_pins z1top_fifo_display_0/video_out_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pVDE [get_bd_pins rgb2dvi_0/vid_pVDE] [get_bd_pins z1top_fifo_display_0/video_out_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pVSync [get_bd_pins rgb2dvi_0/vid_pVSync] [get_bd_pins z1top_fifo_display_0/video_out_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=z1top_fifo_display_bd_z1top_fifo_display_0_0_pixel_clk 
WARNING: [BD 41-927] Following properties on pin /z1top_fifo_display_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=z1top_fifo_display_bd_z1top_fifo_display_0_0_pixel_clk 
# save_bd_design
Wrote  : </home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd> 
# make_wrapper -files [get_files z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd] -top
INFO: [BD 41-1662] The design 'z1top_fifo_display_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/sim/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
# add_files -norecurse           z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
# update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
# set_property top z1top_fifo_display_bd_wrapper [current_fileset]
# update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
update_compile_order: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.480 ; gain = 0.977 ; free physical = 5311 ; free virtual = 13607
# launch_runs synth_1
INFO: [BD 41-1662] The design 'z1top_fifo_display_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/sim/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block z1top_fifo_display_0 .
Exporting to file /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hw_handoff/z1top_fifo_display_bd.hwh
Generated Block Design Tcl file /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hw_handoff/z1top_fifo_display_bd_bd.tcl
Generated Hardware Definition File /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
[Wed Feb 26 16:43:41 2020] Launched z1top_fifo_display_bd_rgb2dvi_0_0_synth_1, z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1...
Run output will be captured here:
z1top_fifo_display_bd_rgb2dvi_0_0_synth_1: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_rgb2dvi_0_0_synth_1/runme.log
z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/runme.log
[Wed Feb 26 16:43:42 2020] Launched synth_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1739.578 ; gain = 86.098 ; free physical = 5088 ; free virtual = 13388
# wait_on_run synth_1 -verbose
[Wed Feb 26 16:43:42 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log z1top_fifo_display_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top_fifo_display_bd_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top_fifo_display_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1502.633 ; gain = 16.004 ; free physical = 4704 ; free virtual = 13008
Command: synth_design -top z1top_fifo_display_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21127 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1856.070 ; gain = 152.578 ; free physical = 4310 ; free virtual = 12614
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display_bd_wrapper' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display_bd' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display_bd_rgb2dvi_0_0' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/.Xil/Vivado-20518-c125m-5.EECS.Berkeley.EDU/realtime/z1top_fifo_display_bd_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display_bd_rgb2dvi_0_0' (1#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/.Xil/Vivado-20518-c125m-5.EECS.Berkeley.EDU/realtime/z1top_fifo_display_bd_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display_bd_z1top_fifo_display_0_0' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/.Xil/Vivado-20518-c125m-5.EECS.Berkeley.EDU/realtime/z1top_fifo_display_bd_z1top_fifo_display_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display_bd_z1top_fifo_display_0_0' (2#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/.Xil/Vivado-20518-c125m-5.EECS.Berkeley.EDU/realtime/z1top_fifo_display_bd_z1top_fifo_display_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display_bd' (3#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display_bd_wrapper' (4#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.832 ; gain = 206.340 ; free physical = 4333 ; free virtual = 12637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1912.793 ; gain = 209.301 ; free physical = 4330 ; free virtual = 12637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1912.793 ; gain = 209.301 ; free physical = 4330 ; free virtual = 12637
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0'
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0'
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0_in_context.xdc] for cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0'
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0_in_context.xdc] for cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0'
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN1'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN2'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN3'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN4'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN7'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN8'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN9'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN10'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:42]
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/z1top_fifo_display_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_fifo_display_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_fifo_display_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.453 ; gain = 0.000 ; free physical = 4234 ; free virtual = 12539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1964.453 ; gain = 0.000 ; free physical = 4234 ; free virtual = 12539
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.457 ; gain = 260.965 ; free physical = 4302 ; free virtual = 12606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.457 ; gain = 260.965 ; free physical = 4302 ; free virtual = 12606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_clk_n. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_clk_n. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_clk_p. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_clk_p. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[0]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[0]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[1]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[1]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[2]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[2]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[0]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[0]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[1]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[1]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[2]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[2]. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_FPGA. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_FPGA. (constraint file  /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0_in_context.xdc, line 2).
Applied set_property DONT_TOUCH = true for z1top_fifo_display_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z1top_fifo_display_bd_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z1top_fifo_display_bd_i/z1top_fifo_display_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.457 ; gain = 260.965 ; free physical = 4304 ; free virtual = 12608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.465 ; gain = 260.973 ; free physical = 4303 ; free virtual = 12608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1964.465 ; gain = 260.973 ; free physical = 4293 ; free virtual = 12601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1987.457 ; gain = 283.965 ; free physical = 4171 ; free virtual = 12480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1987.457 ; gain = 283.965 ; free physical = 4171 ; free virtual = 12480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1997.465 ; gain = 293.973 ; free physical = 4170 ; free virtual = 12479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4170 ; free virtual = 12478
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |z1top_fifo_display_bd_rgb2dvi_0_0            |         1|
|2     |z1top_fifo_display_bd_z1top_fifo_display_0_0 |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |z1top_fifo_display_bd_rgb2dvi_0_0            |     1|
|2     |z1top_fifo_display_bd_z1top_fifo_display_0_0 |     1|
|3     |IBUF                                         |     6|
|4     |OBUF                                         |     6|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |    54|
|2     |  z1top_fifo_display_bd_i |z1top_fifo_display_bd |    42|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2011.344 ; gain = 307.852 ; free physical = 4171 ; free virtual = 12478
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2011.344 ; gain = 256.188 ; free physical = 4228 ; free virtual = 12536
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2011.348 ; gain = 307.852 ; free physical = 4243 ; free virtual = 12550
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.250 ; gain = 0.000 ; free physical = 4173 ; free virtual = 12483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2023.250 ; gain = 520.617 ; free physical = 4268 ; free virtual = 12572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.250 ; gain = 0.000 ; free physical = 4268 ; free virtual = 12572
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/z1top_fifo_display_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_fifo_display_bd_wrapper_utilization_synth.rpt -pb z1top_fifo_display_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 16:48:35 2020...
[Wed Feb 26 16:48:36 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:20 ; elapsed = 00:04:55 . Memory (MB): peak = 1739.578 ; gain = 0.000 ; free physical = 4925 ; free virtual = 13225
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
#   error "ERROR: synth_1 failed"   
# } 
# launch_runs -verbose impl_1 -to_step write_bitstream
[Wed Feb 26 16:48:36 2020] Launched impl_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/impl_1/runme.log
# wait_on_run impl_1 -verbose
[Wed Feb 26 16:48:36 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log z1top_fifo_display_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z1top_fifo_display_bd_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top_fifo_display_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top z1top_fifo_display_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/z1top_fifo_display_bd_rgb2dvi_0_0.dcp' for cell 'z1top_fifo_display_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/z1top_fifo_display_bd_z1top_fifo_display_0_0.dcp' for cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0/U0'
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc]
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN1'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN2'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN3'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN4'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN7'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN8'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN9'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUT_PIN10'. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/constrs/pynq-z1.xdc]
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'z1top_fifo_display_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'z1top_fifo_display_bd_z1top_fifo_display_0_0_debouncer' instantiated as 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v:27]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'z1top_fifo_display_bd_z1top_fifo_display_0_0_edge_detector' instantiated as 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_edge_detector' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v:35]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'z1top_fifo_display_bd_z1top_fifo_display_0_0_synchronizer' instantiated as 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v:17]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.414 ; gain = 0.000 ; free physical = 4701 ; free virtual = 13002
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 8 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.414 ; gain = 320.766 ; free physical = 4701 ; free virtual = 13002
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer' of type 'z1top_fifo_display_bd_z1top_fifo_display_0_0_debouncer' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_edge_detector' of type 'z1top_fifo_display_bd_z1top_fifo_display_0_0_edge_detector' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer' of type 'z1top_fifo_display_bd_z1top_fifo_display_0_0_synchronizer' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 3 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1907.988 ; gain = 83.566 ; free physical = 4672 ; free virtual = 12979
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 8 Warnings, 11 Critical Warnings and 4 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 16:49:14 2020...
[Wed Feb 26 16:49:15 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1739.582 ; gain = 0.000 ; free physical = 5219 ; free virtual = 13525
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {   
#   error "ERROR: impl_1 failed"   
# } 
ERROR: impl_1 failed
    while executing
"error "ERROR: impl_1 failed"   "
    invoked from within
"if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {   
  error "ERROR: impl_1 failed"   
} "
    (file "scripts/z1top_fifo_display.tcl" line 85)
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 16:49:15 2020...
