

================================================================
== Vivado HLS Report for 'normalizer'
================================================================
* Date:           Mon Aug 13 16:37:00 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        normalizer
* Solution:       normalizer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    394|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1034|   1291|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        0|      -|     743|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1777|   1839|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |normalizer_in_s_axi_U    |normalizer_in_s_axi   |        0|      0|  302|  488|
    |normalizer_m_V_m_axi_U   |normalizer_m_V_m_axi  |        2|      0|  537|  677|
    |normalizer_udiv_8bkb_U1  |normalizer_udiv_8bkb  |        0|      0|  195|  126|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        2|      0| 1034| 1291|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_231_p2            |     +    |      0|  0|  39|          32|          32|
    |p_Val2_1_fu_322_p2         |     -    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_223_p2         |     -    |      0|  0|  39|          32|          32|
    |output_fu_316_p2           |   icmp   |      0|  0|  24|          46|          46|
    |tmp_12_fu_217_p2           |   icmp   |      0|  0|  18|          32|           1|
    |tmp_9_1_fu_181_p2          |   icmp   |      0|  0|  18|          32|           1|
    |tmp_9_2_fu_193_p2          |   icmp   |      0|  0|  18|          32|           1|
    |tmp_9_3_fu_199_p2          |   icmp   |      0|  0|  18|          32|           1|
    |tmp_9_fu_175_p2            |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_187_p2            |    or    |      0|  0|  39|          32|          32|
    |tmp_4_fu_205_p2            |    or    |      0|  0|  39|          32|          32|
    |tmp_s_fu_211_p2            |    or    |      0|  0|  39|          32|          32|
    |changed_load_s_fu_249_p3   |  select  |      0|  0|   2|           1|           2|
    |changed_loc_1_fu_265_p3    |  select  |      0|  0|   2|           1|           2|
    |changed_loc_1_s_fu_279_p3  |  select  |      0|  0|   3|           1|           2|
    |changed_loc_3_fu_293_p3    |  select  |      0|  0|   2|           1|           2|
    |changed_new_1_s_fu_272_p3  |  select  |      0|  0|   3|           1|           2|
    |changed_new_3_fu_286_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |not_tmp_9_1_fu_256_p2      |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 394|         408|         261|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter10_tmp_11_reg_156  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter22_tmp_11_reg_156  |   9|          2|   16|         32|
    |ap_sig_ioackin_m_V_ARREADY            |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_AWREADY            |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_WREADY             |   9|          2|    1|          2|
    |m_V_blk_n_AR                          |   9|          2|    1|          2|
    |m_V_blk_n_AW                          |   9|          2|    1|          2|
    |m_V_blk_n_B                           |   9|          2|    1|          2|
    |m_V_blk_n_R                           |   9|          2|    1|          2|
    |m_V_blk_n_W                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter13_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter14_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter15_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter16_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter17_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter18_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter19_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter20_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter21_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter22_tmp_11_reg_156     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_tmp_11_reg_156      |  16|   0|   16|          0|
    |ap_reg_ioackin_m_V_ARREADY               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_AWREADY               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_WREADY                |   1|   0|    1|          0|
    |ap_reg_pp0_iter7_min_high_read_reg_387   |  32|   0|   32|          0|
    |ap_reg_pp0_iter7_regs_in_0_read_reg_394  |  32|   0|   32|          0|
    |ap_reg_pp0_iter8_tmp_reg_426             |   4|   0|    4|          0|
    |changed                                  |   2|   0|    2|          0|
    |changed_loc_3_reg_441                    |   2|   0|    2|          0|
    |m_V_addr_read_reg_431                    |  16|   0|   16|          0|
    |max_high_read_reg_381                    |  32|   0|   32|          0|
    |min_high_read_reg_387                    |  32|   0|   32|          0|
    |output_reg_446                           |   1|   0|    1|          0|
    |p_Val2_2_reg_465                         |   3|   0|    3|          0|
    |regs_in_0_read_reg_394                   |  32|   0|   32|          0|
    |tmp_12_reg_422                           |   1|   0|    1|          0|
    |tmp_13_reg_450                           |   4|   0|    4|          0|
    |tmp_1_reg_436                            |  31|   0|   31|          0|
    |tmp_9_1_reg_404                          |   1|   0|    1|          0|
    |tmp_9_2_reg_410                          |   1|   0|    1|          0|
    |tmp_9_3_reg_416                          |   1|   0|    1|          0|
    |tmp_9_reg_399                            |   1|   0|    1|          0|
    |tmp_reg_426                              |   4|   0|    4|          0|
    |changed_loc_3_reg_441                    |  64|  32|    2|          0|
    |output_reg_446                           |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 743|  64|  618|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_AWVALID    |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_AWREADY    | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_AWADDR     |  in |    7|    s_axi   |      in      |    scalar    |
|s_axi_in_WVALID     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_WREADY     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_WDATA      |  in |   32|    s_axi   |      in      |    scalar    |
|s_axi_in_WSTRB      |  in |    4|    s_axi   |      in      |    scalar    |
|s_axi_in_ARVALID    |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_ARREADY    | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_ARADDR     |  in |    7|    s_axi   |      in      |    scalar    |
|s_axi_in_RVALID     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_RREADY     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_RDATA      | out |   32|    s_axi   |      in      |    scalar    |
|s_axi_in_RRESP      | out |    2|    s_axi   |      in      |    scalar    |
|s_axi_in_BVALID     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_BREADY     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_BRESP      | out |    2|    s_axi   |      in      |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|interrupt           | out |    1| ap_ctrl_hs |  normalizer  | return value |
|m_axi_m_V_AWVALID   | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREADY   |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWADDR    | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWID      | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLEN     | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWSIZE    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWBURST   | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLOCK    | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWCACHE   | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWPROT    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWQOS     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREGION  | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWUSER    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WVALID    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WREADY    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WDATA     | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WSTRB     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WLAST     | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WUSER     | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARVALID   | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREADY   |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARADDR    | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARID      | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLEN     | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARSIZE    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARBURST   | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLOCK    | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARCACHE   | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARPROT    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARQOS     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREGION  | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARUSER    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RVALID    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RREADY    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RDATA     |  in |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RLAST     |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RID       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RUSER     |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RRESP     |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BVALID    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BREADY    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BRESP     |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BID       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BUSER     |  in |    1|    m_axi   |      m_V     |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

