INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/axi_full_v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/axi_full_v1_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/axi_full_v1_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/axi_full_v1_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/tb_AXI_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
