v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48500 48400 1 0 0 vcc-1.sym
{
T 48500 48400 5 10 0 0 0 0 1
device=POWER
T 48500 48400 5 10 0 0 0 0 1
refdes=Vcc6
T 48800 48400 5 10 1 1 0 0 1
value=9V
}
C 48500 47100 1 0 0 ground.sym
N 48700 47400 48700 47500 4
C 49200 48300 1 180 0 opamp-1.sym
{
T 48500 47500 5 10 0 0 180 0 1
device=OPAMP
T 48500 46900 5 10 0 0 180 0 1
symversion=0.1
T 49200 48300 5 10 0 1 180 0 1
value=Vcc=10,Vee=-10,A=1e5
T 48600 48300 5 10 1 1 180 0 1
refdes=U7
}
N 48700 48300 48700 48400 4
C 50500 48000 1 0 0 resistor-2.sym
{
T 50900 48350 5 10 0 0 0 0 1
device=RESISTOR
T 50700 48300 5 10 1 1 0 0 1
refdes=R21
T 50700 47800 5 10 1 1 0 0 1
value=100k
}
C 51900 43800 1 90 0 resistor-2.sym
{
T 51550 44200 5 10 0 0 90 0 1
device=RESISTOR
T 51600 44000 5 10 1 1 90 0 1
refdes=R22
T 52100 44000 5 10 1 1 90 0 1
value=3.3k
}
C 49100 42300 1 0 0 resistor-variable-2.sym
{
T 49650 42700 5 10 1 1 0 0 1
refdes=Rmid
T 49900 43200 5 10 0 1 0 0 1
device=VARIABLE_RESISTOR
T 49400 42900 5 10 1 1 270 0 1
value=100k
T 49200 42100 5 10 1 0 0 0 1
var=mid
}
C 49800 43800 1 90 0 capacitor-1.sym
{
T 49100 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 49300 44100 5 10 1 1 90 0 1
refdes=C20
T 48900 44000 5 10 0 0 90 0 1
symversion=0.1
T 50000 44100 5 10 1 1 90 0 1
value=22n
}
C 49200 45300 1 180 0 capacitor-1.sym
{
T 49000 44600 5 10 0 0 180 0 1
device=CAPACITOR
T 49000 44400 5 10 0 0 180 0 1
symversion=0.1
T 48900 44800 5 10 1 1 180 0 1
refdes=C19
T 48900 45500 5 10 1 1 180 0 1
value=120p
}
C 48000 43800 1 90 0 resistor-2.sym
{
T 47650 44200 5 10 0 0 90 0 1
device=RESISTOR
T 47700 44000 5 10 1 1 90 0 1
refdes=R24
T 48200 44000 5 10 1 1 90 0 1
value=3.3k
}
C 49200 43500 1 180 0 capacitor-1.sym
{
T 49000 42800 5 10 0 0 180 0 1
device=CAPACITOR
T 49000 42600 5 10 0 0 180 0 1
symversion=0.1
T 48900 43000 5 10 1 1 180 0 1
refdes=C21
T 48900 43700 5 10 1 1 180 0 1
value=22n
}
C 49200 46200 1 180 0 resistor-2.sym
{
T 48800 45850 5 10 0 0 180 0 1
device=RESISTOR
T 49000 45900 5 10 1 1 180 0 1
refdes=R23
T 49000 46400 5 10 1 1 180 0 1
value=100k
}
C 49800 47900 1 270 0 vdd-1.sym
{
T 49800 47900 5 10 0 0 270 0 1
device=POWER
T 49800 47900 5 10 0 0 270 0 1
refdes=Vdd11
T 49800 47600 5 10 1 1 270 0 1
value=4.5V
}
N 51400 48100 52600 48100 4
N 51800 48100 51800 44700 4
N 49200 48100 50500 48100 4
N 49200 47700 49800 47700 4
N 49600 44700 49600 48100 4
N 49600 46100 49200 46100 4
N 48300 46100 47900 46100 4
N 47900 44700 47900 47900 4
N 47100 47900 48200 47900 4
N 47900 45100 48300 45100 4
N 49200 45100 49600 45100 4
N 49600 43800 49600 42900 4
N 47900 42400 47900 43800 4
N 47900 43300 48300 43300 4
N 47900 42400 49100 42400 4
N 50000 42400 51800 42400 4
N 51800 42400 51800 43800 4
N 49200 43300 51800 43300 4
C 47100 48000 1 180 0 output-1.sym
{
T 47000 47700 5 10 0 0 180 0 1
device=OUTPUT
T 46300 48000 5 10 1 1 180 0 1
refdes=OUT1
}
C 53400 48200 1 180 0 input-1.sym
{
T 53400 47900 5 10 0 0 180 0 1
device=INPUT
T 53700 48200 5 10 1 1 180 0 1
refdes=IN1
}
