Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Jul 16 19:59:39 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {udp_top1|eth_rgmii_rxc_0} [get_ports {eth_rgmii_rxc_0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {udp_top1|eth_rgmii_rxc_0}]


Logical Constraint:
+----------------------------------------------------------------------------------------------+
| Object                                                     | Attribute          | Value     
+----------------------------------------------------------------------------------------------+
| i:ND0                                                      | PAP_MARK_DEBUG     | 1         
| i:ND1[0]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[1]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[2]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[3]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[4]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[5]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[6]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND1[7]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND2                                                      | PAP_MARK_DEBUG     | 1         
| i:ND3[0]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[1]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[2]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[3]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[4]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[5]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[6]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[7]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[8]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[9]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND3[10]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND3[11]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND3[12]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND3[13]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND3[14]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND3[15]                                                  | PAP_MARK_DEBUG     | 1         
| i:ND4[0]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[1]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[2]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[3]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[4]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[5]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[6]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[7]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[8]                                                   | PAP_MARK_DEBUG     | 1         
| i:ND4[9]                                                   | PAP_MARK_DEBUG     | 1         
| i:eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf     | PAP_DONT_TOUCH     | TRUE      
| i:eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf     | PAP_DONT_TOUCH     | TRUE      
| i:eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf     | PAP_DONT_TOUCH     | TRUE      
| i:eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf     | PAP_DONT_TOUCH     | TRUE      
| i:eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf                   | PAP_DONT_TOUCH     | TRUE      
| n:rd_data[0]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[1]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[2]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[3]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[4]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[5]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[6]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[7]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[8]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[9]                                               | PAP_MARK_DEBUG     | 1         
| n:rd_data[10]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_data[11]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_data[12]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_data[13]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_data[14]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_data[15]                                              | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[0]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[1]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[2]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[3]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[4]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[5]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[6]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[7]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[8]                                        | PAP_MARK_DEBUG     | 1         
| n:rd_water_level[9]                                        | PAP_MARK_DEBUG     | 1         
| n:rec_data[0]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[1]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[2]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[3]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[4]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[5]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[6]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_data[7]                                              | PAP_MARK_DEBUG     | 1         
| n:rec_en                                                   | PAP_MARK_DEBUG     | 1         
+----------------------------------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME               | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_rgmii_tx_ctl_0     | output            | B18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_txc_0        | output            | G16     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_txd_0[0]     | output            | F17     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_txd_0[1]     | output            | D17     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_txd_0[2]     | output            | C18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_txd_0[3]     | output            | A18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rst_n_0            | output            | B20     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rx_ctl_0     | input             | F9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rxc_0        | input             | F14     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rxd_0[0]     | input             | H10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rxd_0[1]     | input             | H11     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rxd_0[2]     | input             | G13     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rgmii_rxd_0[3]     | input             | H13     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_n                  | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk                | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                        | Clk_Inst_Name                             | Net_Name                              | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKOUT              | eth0_gmii_to_rgmii/rgmii_clk_delay     | eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT     | eth0_gmii_to_rgmii/rgmii_rxc_ibuf     | 1          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG             | clkbufg_3                                 | u_CORES/drck_o                        | 1          
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG             | clkbufg_4                                 | u_CORES/capt_o                        | 1          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 164        
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 600        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| N26                                             | N26                                             | 346        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 74         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N176                                            | u_CORES/u_jtag_hub/N176_0                                              | 9          
| u_udp/u_crc32_d8/N263                                              | u_udp/u_crc32_d8/N263                                                  | 32         
| u_udp/u_udp_rx/N521                                                | u_udp/u_udp_rx/N521                                                    | 5          
| u_udp/u_udp_rx/N644                                                | u_udp/u_udp_rx/N644                                                    | 16         
| u_udp/u_udp_rx/N653                                                | u_udp/u_udp_rx/N653_5                                                  | 24         
| u_udp/u_udp_rx/N584                                                | u_udp/u_udp_rx/N584_7                                                  | 24         
| u_udp/u_udp_rx/N535                                                | u_udp/u_udp_rx/N535                                                    | 48         
| u_udp/u_udp_rx/N693                                                | u_udp/u_udp_rx/N693_4                                                  | 8          
| u_udp/u_udp_rx/N618                                                | u_udp/u_udp_rx/N618                                                    | 8          
| u_udp/u_udp_rx/N549                                                | u_udp/u_udp_rx/N549                                                    | 8          
| u_udp/u_udp_tx/N888                                                | u_udp/u_udp_tx/N888                                                    | 20         
| u_udp/u_udp_tx/N864                                                | u_udp/u_udp_tx/N864_2                                                  | 5          
| u_udp/u_udp_tx/N1021                                               | u_udp/u_udp_tx/N1021_1                                                 | 16         
| u_udp/u_udp_tx/N963                                                | u_udp/u_udp_tx/N411_1                                                  | 8          
| u_udp/u_udp_tx/N1659                                               | u_udp/u_udp_tx/N1659_5                                                 | 16         
| u_udp/u_udp_tx/N1036                                               | u_udp/u_udp_tx/N1036                                                   | 5          
| u_udp/u_udp_tx/N907                                                | u_udp/u_udp_tx/N867_or[3]_6                                            | 2          
| the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N72_1      | the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N72_1          | 10         
| the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N0_1       | the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N0_1           | 11         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 153        
| N22_inv                                                            | N22_mux9_10                                                            | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/N2371                          | u_CORES/u_debug_core_0/u0_trig_unit/N2371                              | 112        
| u_CORES/u_debug_core_0/u_Storage_Condition/N428                    | u_CORES/u_debug_core_0/u_Storage_Condition/N428                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N432                    | u_CORES/u_debug_core_0/u_Storage_Condition/N432                        | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444_3                      | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N436                    | u_CORES/u_debug_core_0/u_Storage_Condition/N436                        | 15         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N129                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N129                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                            | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 16         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N295     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N295_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Driver                                                                            | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rgmii_clk_0                                                        | eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT                                             | 1050       
| u_CORES/u_debug_core_0/N1                                          | u_CORES/u_debug_core_0/N1                                                         | 600        
| N26                                                                | N26                                                                               | 346        
| ntclkbufg_0                                                        | clkbufg_3                                                                         | 289        
| u_CORES/u_debug_core_0/data_start_d1                               | u_CORES/u_debug_core_0/data_start_d1                                              | 185        
| u_CORES/u_debug_core_0/conf_rst                                    | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                          | 149        
| u_CORES/u_debug_core_0/u0_trig_unit/N2371                          | u_CORES/u_debug_core_0/u0_trig_unit/N2371                                         | 112        
| u_CORES/u_debug_core_0/ram_radr [0]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                  | 79         
| u_CORES/u_debug_core_0/ram_radr [14]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[14]                 | 78         
| u_CORES/u_debug_core_0/ram_radr [1]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                  | 78         
| u_CORES/u_debug_core_0/ram_radr [10]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                 | 77         
| u_CORES/u_debug_core_0/ram_radr [8]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [7]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [11]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                 | 77         
| u_CORES/u_debug_core_0/ram_radr [6]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [12]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                 | 77         
| u_CORES/u_debug_core_0/ram_radr [13]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[13]                 | 77         
| u_CORES/u_debug_core_0/ram_radr [9]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [2]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [5]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [4]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                  | 77         
| u_CORES/u_debug_core_0/ram_radr [3]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                  | 77         
| u_CORES/u_debug_core_0/ram_wadr [10]                               | u_CORES/u_debug_core_0/ram_wadr[10]                                               | 76         
| u_CORES/u_debug_core_0/ram_wadr [11]                               | u_CORES/u_debug_core_0/ram_wadr[11]                                               | 76         
| u_CORES/u_debug_core_0/ram_wadr [12]                               | u_CORES/u_debug_core_0/ram_wadr[12]                                               | 76         
| u_CORES/u_debug_core_0/ram_wadr [1]                                | u_CORES/u_debug_core_0/ram_wadr[1]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [2]                                | u_CORES/u_debug_core_0/ram_wadr[2]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [13]                               | u_CORES/u_debug_core_0/ram_wadr[13]                                               | 76         
| u_CORES/u_debug_core_0/ram_wadr [3]                                | u_CORES/u_debug_core_0/ram_wadr[3]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [14]                               | u_CORES/u_debug_core_0/ram_wadr[14]                                               | 76         
| u_CORES/u_debug_core_0/ram_wren                                    | u_CORES/u_debug_core_0/ram_wren                                                   | 76         
| u_CORES/u_debug_core_0/ram_wadr [9]                                | u_CORES/u_debug_core_0/ram_wadr[9]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [4]                                | u_CORES/u_debug_core_0/ram_wadr[4]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [5]                                | u_CORES/u_debug_core_0/ram_wadr[5]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [8]                                | u_CORES/u_debug_core_0/ram_wadr[8]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [0]                                | u_CORES/u_debug_core_0/ram_wadr[0]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [7]                                | u_CORES/u_debug_core_0/ram_wadr[7]                                                | 76         
| u_CORES/u_debug_core_0/ram_wadr [6]                                | u_CORES/u_debug_core_0/ram_wadr[6]                                                | 76         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                        | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                       | 74         
| u_CORES/u_debug_core_0/rst_trig [1]                                | u_CORES/u_debug_core_0/rst_trig[1]                                                | 53         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [19]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[19]                           | 51         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [18]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[18]                           | 51         
| u_udp/u_udp_rx/N535                                                | u_udp/u_udp_rx/N535                                                               | 48         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                       | 48         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                       | 46         
| u_udp/u_udp_tx/cnt [0]                                             | u_udp/u_udp_tx/cnt[0]                                                             | 42         
| u_udp/u_udp_tx/cnt [2]                                             | u_udp/u_udp_tx/cnt[2]                                                             | 40         
| u_udp/u_udp_tx/cnt [1]                                             | u_udp/u_udp_tx/cnt[1]                                                             | 35         
| u_udp/u_udp_tx/N885                                                | u_udp/u_udp_tx/N885                                                               | 35         
| u_udp/tx_done                                                      | u_udp/u_udp_tx/crc_clr                                                            | 33         
| u_CORES/u_debug_core_0/_N2                                         | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_decode_breg       | 32         
| u_udp/u_udp_tx/tx_bit_sel [1]                                      | u_udp/u_udp_tx/tx_bit_sel[1]                                                      | 32         
| u_udp/u_crc32_d8/N263                                              | u_udp/u_crc32_d8/N263                                                             | 32         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                     | 30         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                     | 30         
| u_udp/u_udp_rx/N653                                                | u_udp/u_udp_rx/N653_5                                                             | 24         
| u_udp/u_udp_tx/cnt [3]                                             | u_udp/u_udp_tx/cnt[3]                                                             | 24         
| u_udp/u_udp_rx/N584                                                | u_udp/u_udp_rx/N584_7                                                             | 24         
| u_udp/u_udp_tx/tx_bit_sel [0]                                      | u_udp/u_udp_tx/tx_bit_sel[0]                                                      | 22         
| the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/wfull      | the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 22         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                       | 21         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                       | 21         
| the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/rempty     | the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 21         
| u_udp/u_udp_tx/N888                                                | u_udp/u_udp_tx/N888                                                               | 20         
| u_udp/u_udp_tx/skip_en                                             | u_udp/u_udp_tx/skip_en                                                            | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/N432                    | u_CORES/u_debug_core_0/u_Storage_Condition/N432                                   | 20         
| u_CORES/u_debug_core_0/conf_sel_o                                  | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini                  | 19         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                           | 18         
| u_udp/u_udp_tx/N288                                                | u_udp/u_udp_tx/N288_mux15_16                                                      | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                           | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                           | 18         
| u_udp/u_udp_rx/N238                                                | u_udp/u_udp_rx/N238.eq_7                                                          | 17         
| u_udp/u_udp_rx/skip_en                                             | u_udp/u_udp_rx/skip_en                                                            | 17         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                   | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                  | 17         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                     | 17         
| mac_rx_data_valid_0                                                | eth0_gmii_to_rgmii/mac_rx_data_valid                                              | 16         
| u_udp/u_udp_tx/N1021                                               | u_udp/u_udp_tx/N1021_1                                                            | 16         
| u_udp/u_udp_rx/N644                                                | u_udp/u_udp_rx/N644                                                               | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N428                    | u_CORES/u_debug_core_0/u_Storage_Condition/N428                                   | 16         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                         | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444_3                                 | 16         
| u_udp/u_udp_tx/N1659                                               | u_udp/u_udp_tx/N1659_5                                                            | 16         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                                       | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/N436                    | u_CORES/u_debug_core_0/u_Storage_Condition/N436                                   | 15         
| u_udp/u_udp_rx/cnt [0]                                             | u_udp/u_udp_rx/cnt[0]                                                             | 15         
| u_udp/u_udp_tx/cnt [4]                                             | u_udp/u_udp_tx/cnt[4]                                                             | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2239                        | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1                                       | 15         
| u_udp/u_udp_rx/cnt [3]                                             | u_udp/u_udp_rx/cnt[3]                                                             | 15         
| u_udp/u_udp_tx/_N2814                                              | u_udp/u_udp_tx/N241_53                                                            | 13         
| u_udp/u_udp_rx/cnt [1]                                             | u_udp/u_udp_rx/cnt[1]                                                             | 13         
| u_udp/u_udp_rx/cnt [2]                                             | u_udp/u_udp_rx/cnt[2]                                                             | 13         
| u_udp/u_udp_tx/N570                                                | u_udp/u_udp_tx/N570_5                                                             | 13         
| u_udp/u_udp_tx/N559                                                | u_udp/u_udp_tx/N559_5                                                             | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N272_inv                | u_CORES/u_debug_core_0/u_Storage_Condition/N272_inv                               | 13         
| u_udp/u_udp_tx/cur_state_6                                         | u_udp/u_udp_tx/cur_state_6                                                        | 12         
| u_udp/u_udp_tx/N561                                                | u_udp/u_udp_tx/N561_4                                                             | 11         
| the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N0_1       | the_instance_name/U_ipml_fifo_cdc_fifo/U_ipml_fifo_ctrl/N0_1                      | 11         
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]             | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                     | 11         
| u_udp/u_udp_tx/cur_state_4                                         | u_udp/u_udp_tx/cur_state_4                                                        | 11         
| mac_tx_data_0[5]                                                   | u_udp/u_udp_tx/gmii_txd[5]                                                        | 11         
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.36 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 1        | 40            | 3                  
| FF                    | 1179     | 64200         | 2                  
| LUT                   | 1345     | 42800         | 4                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 76.5     | 134           | 58                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 14       | 296           | 5                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                             
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/synthesize/udp_top1_syn.adf     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/synthesize/udp_top1_syn.fic     
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/device_map/udp_top1_map.adf     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/device_map/udp_top1_dmr.prt     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/device_map/udp_top1.dmr         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/udp_top/UDP_test/prj/device_map/dmr.db               
+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 254 MB
Total CPU  time to dev_map completion : 0h:0m:4s
Process Total CPU  time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:17s
