
BatteriemanagementSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e84  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0800907c  0800907c  0001907c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009858  08009858  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08009858  08009858  00019858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009860  08009860  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009860  08009860  00019860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009864  08009864  00019864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08009868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  2000000c  08009874  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08009874  00020320  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b44  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c1f  00000000  00000000  00039b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  0003d7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001280  00000000  00000000  0003ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cd3e  00000000  00000000  0003fe58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c7d1  00000000  00000000  0006cb96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00109b3c  00000000  00000000  00089367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00192ea3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005274  00000000  00000000  00192ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08009064 	.word	0x08009064

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08009064 	.word	0x08009064

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b974 	b.w	8000548 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468e      	mov	lr, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14d      	bne.n	8000322 <__udivmoddi4+0xaa>
 8000286:	428a      	cmp	r2, r1
 8000288:	4694      	mov	ip, r2
 800028a:	d969      	bls.n	8000360 <__udivmoddi4+0xe8>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b152      	cbz	r2, 80002a8 <__udivmoddi4+0x30>
 8000292:	fa01 f302 	lsl.w	r3, r1, r2
 8000296:	f1c2 0120 	rsb	r1, r2, #32
 800029a:	fa20 f101 	lsr.w	r1, r0, r1
 800029e:	fa0c fc02 	lsl.w	ip, ip, r2
 80002a2:	ea41 0e03 	orr.w	lr, r1, r3
 80002a6:	4094      	lsls	r4, r2
 80002a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ac:	0c21      	lsrs	r1, r4, #16
 80002ae:	fbbe f6f8 	udiv	r6, lr, r8
 80002b2:	fa1f f78c 	uxth.w	r7, ip
 80002b6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002be:	fb06 f107 	mul.w	r1, r6, r7
 80002c2:	4299      	cmp	r1, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x64>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ce:	f080 811f 	bcs.w	8000510 <__udivmoddi4+0x298>
 80002d2:	4299      	cmp	r1, r3
 80002d4:	f240 811c 	bls.w	8000510 <__udivmoddi4+0x298>
 80002d8:	3e02      	subs	r6, #2
 80002da:	4463      	add	r3, ip
 80002dc:	1a5b      	subs	r3, r3, r1
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e4:	fb08 3310 	mls	r3, r8, r0, r3
 80002e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ec:	fb00 f707 	mul.w	r7, r0, r7
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	d90a      	bls.n	800030a <__udivmoddi4+0x92>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fc:	f080 810a 	bcs.w	8000514 <__udivmoddi4+0x29c>
 8000300:	42a7      	cmp	r7, r4
 8000302:	f240 8107 	bls.w	8000514 <__udivmoddi4+0x29c>
 8000306:	4464      	add	r4, ip
 8000308:	3802      	subs	r0, #2
 800030a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800030e:	1be4      	subs	r4, r4, r7
 8000310:	2600      	movs	r6, #0
 8000312:	b11d      	cbz	r5, 800031c <__udivmoddi4+0xa4>
 8000314:	40d4      	lsrs	r4, r2
 8000316:	2300      	movs	r3, #0
 8000318:	e9c5 4300 	strd	r4, r3, [r5]
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0xc2>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80ef 	beq.w	800050a <__udivmoddi4+0x292>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x160>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xd4>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80f9 	bhi.w	800053e <__udivmoddi4+0x2c6>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0303 	sbc.w	r3, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	469e      	mov	lr, r3
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e0      	beq.n	800031c <__udivmoddi4+0xa4>
 800035a:	e9c5 4e00 	strd	r4, lr, [r5]
 800035e:	e7dd      	b.n	800031c <__udivmoddi4+0xa4>
 8000360:	b902      	cbnz	r2, 8000364 <__udivmoddi4+0xec>
 8000362:	deff      	udf	#255	; 0xff
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	2a00      	cmp	r2, #0
 800036a:	f040 8092 	bne.w	8000492 <__udivmoddi4+0x21a>
 800036e:	eba1 010c 	sub.w	r1, r1, ip
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2601      	movs	r6, #1
 800037c:	0c20      	lsrs	r0, r4, #16
 800037e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000382:	fb07 1113 	mls	r1, r7, r3, r1
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	fb0e f003 	mul.w	r0, lr, r3
 800038e:	4288      	cmp	r0, r1
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x12c>
 8000392:	eb1c 0101 	adds.w	r1, ip, r1
 8000396:	f103 38ff 	add.w	r8, r3, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x12a>
 800039c:	4288      	cmp	r0, r1
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2c0>
 80003a2:	4643      	mov	r3, r8
 80003a4:	1a09      	subs	r1, r1, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ac:	fb07 1110 	mls	r1, r7, r0, r1
 80003b0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x156>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x154>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2ca>
 80003cc:	4608      	mov	r0, r1
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d6:	e79c      	b.n	8000312 <__udivmoddi4+0x9a>
 80003d8:	f1c6 0720 	rsb	r7, r6, #32
 80003dc:	40b3      	lsls	r3, r6
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	431c      	orrs	r4, r3
 80003f0:	40f9      	lsrs	r1, r7
 80003f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f6:	fa00 f306 	lsl.w	r3, r0, r6
 80003fa:	fbb1 f8f9 	udiv	r8, r1, r9
 80003fe:	0c20      	lsrs	r0, r4, #16
 8000400:	fa1f fe8c 	uxth.w	lr, ip
 8000404:	fb09 1118 	mls	r1, r9, r8, r1
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	fb08 f00e 	mul.w	r0, r8, lr
 8000410:	4288      	cmp	r0, r1
 8000412:	fa02 f206 	lsl.w	r2, r2, r6
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b8>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2bc>
 8000424:	4288      	cmp	r0, r1
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2bc>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4461      	add	r1, ip
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f9 	udiv	r0, r1, r9
 8000438:	fb09 1110 	mls	r1, r9, r0, r1
 800043c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000440:	fb00 fe0e 	mul.w	lr, r0, lr
 8000444:	458e      	cmp	lr, r1
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1e2>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2b4>
 8000452:	458e      	cmp	lr, r1
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2b4>
 8000456:	3802      	subs	r0, #2
 8000458:	4461      	add	r1, ip
 800045a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800045e:	fba0 9402 	umull	r9, r4, r0, r2
 8000462:	eba1 010e 	sub.w	r1, r1, lr
 8000466:	42a1      	cmp	r1, r4
 8000468:	46c8      	mov	r8, r9
 800046a:	46a6      	mov	lr, r4
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x2a4>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x2a0>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x212>
 8000472:	ebb3 0208 	subs.w	r2, r3, r8
 8000476:	eb61 010e 	sbc.w	r1, r1, lr
 800047a:	fa01 f707 	lsl.w	r7, r1, r7
 800047e:	fa22 f306 	lsr.w	r3, r2, r6
 8000482:	40f1      	lsrs	r1, r6
 8000484:	431f      	orrs	r7, r3
 8000486:	e9c5 7100 	strd	r7, r1, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	f1c2 0320 	rsb	r3, r2, #32
 8000496:	40d8      	lsrs	r0, r3
 8000498:	fa0c fc02 	lsl.w	ip, ip, r2
 800049c:	fa21 f303 	lsr.w	r3, r1, r3
 80004a0:	4091      	lsls	r1, r2
 80004a2:	4301      	orrs	r1, r0
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b0:	fb07 3610 	mls	r6, r7, r0, r3
 80004b4:	0c0b      	lsrs	r3, r1, #16
 80004b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ba:	fb00 f60e 	mul.w	r6, r0, lr
 80004be:	429e      	cmp	r6, r3
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x260>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b8>
 80004d0:	429e      	cmp	r6, r3
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b8>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	1b9b      	subs	r3, r3, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e0:	fb07 3316 	mls	r3, r7, r6, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x28a>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004fe:	3e02      	subs	r6, #2
 8000500:	4461      	add	r1, ip
 8000502:	1ac9      	subs	r1, r1, r3
 8000504:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0x104>
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e705      	b.n	800031c <__udivmoddi4+0xa4>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e3      	b.n	80002dc <__udivmoddi4+0x64>
 8000514:	4618      	mov	r0, r3
 8000516:	e6f8      	b.n	800030a <__udivmoddi4+0x92>
 8000518:	454b      	cmp	r3, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f8>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000524:	3801      	subs	r0, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f8>
 8000528:	4646      	mov	r6, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x28a>
 800052c:	4620      	mov	r0, r4
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1e2>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x260>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b8>
 8000538:	3b02      	subs	r3, #2
 800053a:	4461      	add	r1, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x12c>
 800053e:	4630      	mov	r0, r6
 8000540:	e709      	b.n	8000356 <__udivmoddi4+0xde>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x156>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <initAD8403>:
//----------------------------------------------------------------------

// Initialisiere AD8403
//----------------------------------------------------------------------
void initAD8403(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	// Setze AD8403 Shutdown Pin
	AD8403_SHDN_ENABLE();
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000556:	480a      	ldr	r0, [pc, #40]	; (8000580 <initAD8403+0x34>)
 8000558:	f004 fa8a 	bl	8004a70 <HAL_GPIO_WritePin>

	// Verzoegerung fuer einen Reset des AD8403
	HAL_Delay(20);
 800055c:	2014      	movs	r0, #20
 800055e:	f003 f983 	bl	8003868 <HAL_Delay>

	// Deaktiviere Chip Select
	AD8403_CS_DISABLE();
 8000562:	2201      	movs	r2, #1
 8000564:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000568:	4805      	ldr	r0, [pc, #20]	; (8000580 <initAD8403+0x34>)
 800056a:	f004 fa81 	bl	8004a70 <HAL_GPIO_WritePin>

	// Setze AD8403 RS Pin
	AD8403_RS_ENABLE();
 800056e:	2201      	movs	r2, #1
 8000570:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000574:	4802      	ldr	r0, [pc, #8]	; (8000580 <initAD8403+0x34>)
 8000576:	f004 fa7b 	bl	8004a70 <HAL_GPIO_WritePin>
}
 800057a:	bf00      	nop
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40021800 	.word	0x40021800

08000584 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
	// Sende String mit Laenge "Size", "Size" muss bekannt sein
	HAL_UART_Transmit(&huart2, (uint8_t*) str, size, 1000);
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	b29a      	uxth	r2, r3
 8000592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000596:	6879      	ldr	r1, [r7, #4]
 8000598:	4803      	ldr	r0, [pc, #12]	; (80005a8 <uartTransmit+0x24>)
 800059a:	f008 f805 	bl	80085a8 <HAL_UART_Transmit>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000298 	.word	0x20000298

080005ac <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	char str[11];

	// Zahl umrechnen
	utoa(number, str, base);												// Zahl umrechnen anhand der Basis "base"
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	4619      	mov	r1, r3
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f008 fd08 	bl	8008fd4 <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 1000);			// Sende Zahlen
 80005c4:	f107 030c 	add.w	r3, r7, #12
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff fe35 	bl	8000238 <strlen>
 80005ce:	4603      	mov	r3, r0
 80005d0:	b29a      	uxth	r2, r3
 80005d2:	f107 010c 	add.w	r1, r7, #12
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	4803      	ldr	r0, [pc, #12]	; (80005e8 <uartTransmitNumber+0x3c>)
 80005dc:	f007 ffe4 	bl	80085a8 <HAL_UART_Transmit>
}
 80005e0:	bf00      	nop
 80005e2:	3718      	adds	r7, #24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000298 	.word	0x20000298

080005ec <ltc1380_write>:
//----------------------------------------------------------------------

// Kanal auswaehlen
//----------------------------------------------------------------------
void ltc1380_write(uint8_t Address, uint8_t Channel)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	460a      	mov	r2, r1
 80005f6:	71fb      	strb	r3, [r7, #7]
 80005f8:	4613      	mov	r3, r2
 80005fa:	71bb      	strb	r3, [r7, #6]
	ITM_SendNumber(Channel);
	ITM_SendChar('\n');
#endif

	// Definiere Array fuer Channel auswaehlen
	uint8_t off[6] = {0x69, 0x08, 0x00, 0x89, 0x7F, 0xF9};					// Daten-Bytes fuer LTC6811 mit Daten fuer LTC1380
 80005fc:	4a14      	ldr	r2, [pc, #80]	; (8000650 <ltc1380_write+0x64>)
 80005fe:	f107 0308 	add.w	r3, r7, #8
 8000602:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000606:	6018      	str	r0, [r3, #0]
 8000608:	3304      	adds	r3, #4
 800060a:	8019      	strh	r1, [r3, #0]
	
	// Addresse und Channel waehlen
	off[1] |= ((Address & 0x0F) << 4);										// Address in Array uebertragen
 800060c:	7a7b      	ldrb	r3, [r7, #9]
 800060e:	b25a      	sxtb	r2, r3
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	011b      	lsls	r3, r3, #4
 8000614:	b25b      	sxtb	r3, r3
 8000616:	4313      	orrs	r3, r2
 8000618:	b25b      	sxtb	r3, r3
 800061a:	b2db      	uxtb	r3, r3
 800061c:	727b      	strb	r3, [r7, #9]
	off[3] |= ((Channel & 0x0F) << 4);										// Channel in Array uebertragen
 800061e:	7afb      	ldrb	r3, [r7, #11]
 8000620:	b25a      	sxtb	r2, r3
 8000622:	79bb      	ldrb	r3, [r7, #6]
 8000624:	011b      	lsls	r3, r3, #4
 8000626:	b25b      	sxtb	r3, r3
 8000628:	4313      	orrs	r3, r2
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
 800062e:	72fb      	strb	r3, [r7, #11]
	
	// LTC6811 beschreiben und ueber I2C uebertragen
	ltc6811_write(WRCOMM, &off[0]);												// Daten in LTC6811 schreiben
 8000630:	f107 0308 	add.w	r3, r7, #8
 8000634:	4619      	mov	r1, r3
 8000636:	f240 7021 	movw	r0, #1825	; 0x721
 800063a:	f000 f8a9 	bl	8000790 <ltc6811_write>
	ltc6811(STCOMM);														// Daten von LTC6811 an LTC1380 senden
 800063e:	f240 7023 	movw	r0, #1827	; 0x723
 8000642:	f000 f851 	bl	80006e8 <ltc6811>
		ITM_SendChar(' ');
		ITM_SendNumber(off[i]);
	}
	ITM_SendChar('\n');
#endif
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	0800907c 	.word	0x0800907c

08000654 <getDifference>:
//----------------------------------------------------------------------

// Differenz Berechnen, Betrag
//----------------------------------------------------------------------
static uint16_t getDifference(uint16_t a, uint16_t b)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	460a      	mov	r2, r1
 800065e:	80fb      	strh	r3, [r7, #6]
 8000660:	4613      	mov	r3, r2
 8000662:	80bb      	strh	r3, [r7, #4]
	// A ist groesser B
	if (a > b)
 8000664:	88fa      	ldrh	r2, [r7, #6]
 8000666:	88bb      	ldrh	r3, [r7, #4]
 8000668:	429a      	cmp	r2, r3
 800066a:	d904      	bls.n	8000676 <getDifference+0x22>
	{
		// B von A abziehen
		return (a - b);
 800066c:	88fa      	ldrh	r2, [r7, #6]
 800066e:	88bb      	ldrh	r3, [r7, #4]
 8000670:	1ad3      	subs	r3, r2, r3
 8000672:	b29b      	uxth	r3, r3
 8000674:	e009      	b.n	800068a <getDifference+0x36>
	}
	// B ist groesser A
	else if (a < b)
 8000676:	88fa      	ldrh	r2, [r7, #6]
 8000678:	88bb      	ldrh	r3, [r7, #4]
 800067a:	429a      	cmp	r2, r3
 800067c:	d204      	bcs.n	8000688 <getDifference+0x34>
	{
		// A von B abziehen
		return (b - a);
 800067e:	88ba      	ldrh	r2, [r7, #4]
 8000680:	88fb      	ldrh	r3, [r7, #6]
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	b29b      	uxth	r3, r3
 8000686:	e000      	b.n	800068a <getDifference+0x36>
	}
	// A ist gleich B
	else
	{
		// Differenz ist 0
		return 0;
 8000688:	2300      	movs	r3, #0
	}
}
 800068a:	4618      	mov	r0, r3
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
	...

08000698 <wakeup_ltc6811>:
//----------------------------------------------------------------------

// Wakeup LTC6811 idle
//----------------------------------------------------------------------
void wakeup_ltc6811(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
	// Debug Nachricht
#ifdef DEBUG_ISOSPI
	ITM_SendString("Chip wird geweckt.\n");
#endif

	for(uint8_t i = 0; i < LTC6811_DEVICES; i++)							// Wiederholen fuer Anzahl Slaves
 800069e:	2300      	movs	r3, #0
 80006a0:	71fb      	strb	r3, [r7, #7]
 80006a2:	e014      	b.n	80006ce <wakeup_ltc6811+0x36>
	{
		// ISOCS einschalten
		ISOCS_ENABLE();														// Chip-Select einschalten
 80006a4:	2200      	movs	r2, #0
 80006a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006aa:	480d      	ldr	r0, [pc, #52]	; (80006e0 <wakeup_ltc6811+0x48>)
 80006ac:	f004 f9e0 	bl	8004a70 <HAL_GPIO_WritePin>

		// Dummy Paket senden
		HAL_SPI_Transmit(&hspi4, (uint8_t*) 0xAA, 1, 100);					// Chip wecken, isoSPI braucht Zeit bis ready
 80006b0:	2364      	movs	r3, #100	; 0x64
 80006b2:	2201      	movs	r2, #1
 80006b4:	21aa      	movs	r1, #170	; 0xaa
 80006b6:	480b      	ldr	r0, [pc, #44]	; (80006e4 <wakeup_ltc6811+0x4c>)
 80006b8:	f005 fbab 	bl	8005e12 <HAL_SPI_Transmit>

		//HAL_Delay(2);														// isoSPI braucht Zeit bis ready

		// ISOCS ausschalten
		ISOCS_DISABLE();													// Chip-Select ausschalten
 80006bc:	2201      	movs	r2, #1
 80006be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c2:	4807      	ldr	r0, [pc, #28]	; (80006e0 <wakeup_ltc6811+0x48>)
 80006c4:	f004 f9d4 	bl	8004a70 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < LTC6811_DEVICES; i++)							// Wiederholen fuer Anzahl Slaves
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	3301      	adds	r3, #1
 80006cc:	71fb      	strb	r3, [r7, #7]
 80006ce:	79fb      	ldrb	r3, [r7, #7]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d0e7      	beq.n	80006a4 <wakeup_ltc6811+0xc>
	}
}
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40021000 	.word	0x40021000
 80006e4:	20000150 	.word	0x20000150

080006e8 <ltc6811>:
//----------------------------------------------------------------------

// Broadcast Command
//----------------------------------------------------------------------
void ltc6811(uint16_t command)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	80fb      	strh	r3, [r7, #6]
#endif

	// PEC berechnen, Anhand Command
	uint16_t pec;															// pec = Zwischenspeicher 16-Bit Command
	uint8_t cmd[4];															// Zwischenspeicher Command + Pec CRC
	pec = peccommand(command);
 80006f2:	88fb      	ldrh	r3, [r7, #6]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 f953 	bl	80009a0 <peccommand>
 80006fa:	4603      	mov	r3, r0
 80006fc:	81bb      	strh	r3, [r7, #12]
	
	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 80006fe:	f7ff ffcb 	bl	8000698 <wakeup_ltc6811>

	// Command in cmd abspeichern
	cmd[0] = ((command >> 8) & 0x07);
 8000702:	88fb      	ldrh	r3, [r7, #6]
 8000704:	0a1b      	lsrs	r3, r3, #8
 8000706:	b29b      	uxth	r3, r3
 8000708:	b2db      	uxtb	r3, r3
 800070a:	f003 0307 	and.w	r3, r3, #7
 800070e:	b2db      	uxtb	r3, r3
 8000710:	723b      	strb	r3, [r7, #8]
	cmd[1] = (command & 0xFF);
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	727b      	strb	r3, [r7, #9]
	cmd[2] = ((pec >> 8) & 0xFF);
 8000718:	89bb      	ldrh	r3, [r7, #12]
 800071a:	0a1b      	lsrs	r3, r3, #8
 800071c:	b29b      	uxth	r3, r3
 800071e:	b2db      	uxtb	r3, r3
 8000720:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (pec & 0xFE);
 8000722:	89bb      	ldrh	r3, [r7, #12]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	f023 0301 	bic.w	r3, r3, #1
 800072a:	b2db      	uxtb	r3, r3
 800072c:	72fb      	strb	r3, [r7, #11]

	// ISOCS einschalten
	ISOCS_ENABLE();
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000734:	4814      	ldr	r0, [pc, #80]	; (8000788 <ltc6811+0xa0>)
 8000736:	f004 f99b 	bl	8004a70 <HAL_GPIO_WritePin>

	// Command uebertragen
	HAL_SPI_Transmit(&hspi4, cmd, 4, 100);
 800073a:	f107 0108 	add.w	r1, r7, #8
 800073e:	2364      	movs	r3, #100	; 0x64
 8000740:	2204      	movs	r2, #4
 8000742:	4812      	ldr	r0, [pc, #72]	; (800078c <ltc6811+0xa4>)
 8000744:	f005 fb65 	bl	8005e12 <HAL_SPI_Transmit>

	// Wenn Command = STCOMM ist dann muessen noch 72 Takte uebertragen werden
	if (command == STCOMM)
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	f240 7223 	movw	r2, #1827	; 0x723
 800074e:	4293      	cmp	r3, r2
 8000750:	d10f      	bne.n	8000772 <ltc6811+0x8a>
	{
		// 72 = 9 * 8 Bit Daten
		for (uint8_t i = 0; i < 9; i++)
 8000752:	2300      	movs	r3, #0
 8000754:	73fb      	strb	r3, [r7, #15]
 8000756:	e009      	b.n	800076c <ltc6811+0x84>
		{
			// Dummy-Byte uebertragen
			HAL_SPI_Transmit(&hspi4, (uint8_t*) 0xAA, 1, HAL_MAX_DELAY);
 8000758:	f04f 33ff 	mov.w	r3, #4294967295
 800075c:	2201      	movs	r2, #1
 800075e:	21aa      	movs	r1, #170	; 0xaa
 8000760:	480a      	ldr	r0, [pc, #40]	; (800078c <ltc6811+0xa4>)
 8000762:	f005 fb56 	bl	8005e12 <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 9; i++)
 8000766:	7bfb      	ldrb	r3, [r7, #15]
 8000768:	3301      	adds	r3, #1
 800076a:	73fb      	strb	r3, [r7, #15]
 800076c:	7bfb      	ldrb	r3, [r7, #15]
 800076e:	2b08      	cmp	r3, #8
 8000770:	d9f2      	bls.n	8000758 <ltc6811+0x70>
		}
	}
	
	// ISOCS ausschalten
	ISOCS_DISABLE();
 8000772:	2201      	movs	r2, #1
 8000774:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000778:	4803      	ldr	r0, [pc, #12]	; (8000788 <ltc6811+0xa0>)
 800077a:	f004 f979 	bl	8004a70 <HAL_GPIO_WritePin>
		ITM_SendChar(' ');
		ITM_SendNumber(cmd[i]);
	}
	ITM_SendChar('\n');
#endif
}
 800077e:	bf00      	nop
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000
 800078c:	20000150 	.word	0x20000150

08000790 <ltc6811_write>:


// Broadcast Write Command
//----------------------------------------------------------------------
void ltc6811_write(uint16_t command, uint8_t* data)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	6039      	str	r1, [r7, #0]
 800079a:	80fb      	strh	r3, [r7, #6]

	// PEC berechnen, fuer Data Funktion nur bei einem Device gegeben
	uint16_t pec_c, pec_d;													// pec_c = Zwischenspeicher 16-Bit Command, pec_d = Zwischenspeicher 16-Bit Data
	uint8_t cmd[4];															// Zwischenspeicher Command + Pec CRC
	uint8_t tmp_data[8*LTC6811_DEVICES];									// Zwischenspeicher Daten + Pec CRC
	pec_c = peccommand(command);											// Pec Command berechnen
 800079c:	88fb      	ldrh	r3, [r7, #6]
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 f8fe 	bl	80009a0 <peccommand>
 80007a4:	4603      	mov	r3, r0
 80007a6:	83bb      	strh	r3, [r7, #28]

	// Command in cmd abspeichern
	cmd[0] = ((command  >> 8) & 0x07);
 80007a8:	88fb      	ldrh	r3, [r7, #6]
 80007aa:	0a1b      	lsrs	r3, r3, #8
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	f003 0307 	and.w	r3, r3, #7
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	753b      	strb	r3, [r7, #20]
	cmd[1] = (command & 0xFF);
 80007b8:	88fb      	ldrh	r3, [r7, #6]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	757b      	strb	r3, [r7, #21]
	cmd[2] = ((pec_c >> 8) & 0xFF);
 80007be:	8bbb      	ldrh	r3, [r7, #28]
 80007c0:	0a1b      	lsrs	r3, r3, #8
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (pec_c & 0xFE);
 80007c8:	8bbb      	ldrh	r3, [r7, #28]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	f023 0301 	bic.w	r3, r3, #1
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	75fb      	strb	r3, [r7, #23]

	// Daten in tmp_data abspeichern zum Senden
	for (uint8_t j = 0; j < LTC6811_DEVICES; j++)
 80007d4:	2300      	movs	r3, #0
 80007d6:	77fb      	strb	r3, [r7, #31]
 80007d8:	e035      	b.n	8000846 <ltc6811_write+0xb6>
	{
		// Schleife um Daten fuer einen IC abzuspeichern
		for (uint8_t i = 0; i < 6; i++)
 80007da:	2300      	movs	r3, #0
 80007dc:	77bb      	strb	r3, [r7, #30]
 80007de:	e016      	b.n	800080e <ltc6811_write+0x7e>
		{
			tmp_data[j*8+i] = data[j*6+i];
 80007e0:	7ffa      	ldrb	r2, [r7, #31]
 80007e2:	4613      	mov	r3, r2
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	4413      	add	r3, r2
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	461a      	mov	r2, r3
 80007ec:	7fbb      	ldrb	r3, [r7, #30]
 80007ee:	4413      	add	r3, r2
 80007f0:	461a      	mov	r2, r3
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	441a      	add	r2, r3
 80007f6:	7ffb      	ldrb	r3, [r7, #31]
 80007f8:	00d9      	lsls	r1, r3, #3
 80007fa:	7fbb      	ldrb	r3, [r7, #30]
 80007fc:	440b      	add	r3, r1
 80007fe:	7812      	ldrb	r2, [r2, #0]
 8000800:	3320      	adds	r3, #32
 8000802:	443b      	add	r3, r7
 8000804:	f803 2c14 	strb.w	r2, [r3, #-20]
		for (uint8_t i = 0; i < 6; i++)
 8000808:	7fbb      	ldrb	r3, [r7, #30]
 800080a:	3301      	adds	r3, #1
 800080c:	77bb      	strb	r3, [r7, #30]
 800080e:	7fbb      	ldrb	r3, [r7, #30]
 8000810:	2b05      	cmp	r3, #5
 8000812:	d9e5      	bls.n	80007e0 <ltc6811_write+0x50>
		}

		// Pec berechnen pro IC einmal
		pec_d = peclookup(6, &tmp_data[j*8]);								// Pec Daten berechnen
 8000814:	7ffb      	ldrb	r3, [r7, #31]
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	f107 020c 	add.w	r2, r7, #12
 800081c:	4413      	add	r3, r2
 800081e:	4619      	mov	r1, r3
 8000820:	2006      	movs	r0, #6
 8000822:	f000 f8d9 	bl	80009d8 <peclookup>
 8000826:	4603      	mov	r3, r0
 8000828:	837b      	strh	r3, [r7, #26]

		// Pec abspeichern fuer einen IC
		tmp_data[6] = ((pec_d >> 8) & 0xFF);
 800082a:	8b7b      	ldrh	r3, [r7, #26]
 800082c:	0a1b      	lsrs	r3, r3, #8
 800082e:	b29b      	uxth	r3, r3
 8000830:	b2db      	uxtb	r3, r3
 8000832:	74bb      	strb	r3, [r7, #18]
		tmp_data[7] = (pec_d & 0xFE);
 8000834:	8b7b      	ldrh	r3, [r7, #26]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	f023 0301 	bic.w	r3, r3, #1
 800083c:	b2db      	uxtb	r3, r3
 800083e:	74fb      	strb	r3, [r7, #19]
	for (uint8_t j = 0; j < LTC6811_DEVICES; j++)
 8000840:	7ffb      	ldrb	r3, [r7, #31]
 8000842:	3301      	adds	r3, #1
 8000844:	77fb      	strb	r3, [r7, #31]
 8000846:	7ffb      	ldrb	r3, [r7, #31]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0c6      	beq.n	80007da <ltc6811_write+0x4a>
	}
	
	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 800084c:	f7ff ff24 	bl	8000698 <wakeup_ltc6811>

	// ISOCS einschalten
	ISOCS_ENABLE();
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000856:	480d      	ldr	r0, [pc, #52]	; (800088c <ltc6811_write+0xfc>)
 8000858:	f004 f90a 	bl	8004a70 <HAL_GPIO_WritePin>

	// Command uebertragen
	HAL_SPI_Transmit(&hspi4, cmd, 4, 100);
 800085c:	f107 0114 	add.w	r1, r7, #20
 8000860:	2364      	movs	r3, #100	; 0x64
 8000862:	2204      	movs	r2, #4
 8000864:	480a      	ldr	r0, [pc, #40]	; (8000890 <ltc6811_write+0x100>)
 8000866:	f005 fad4 	bl	8005e12 <HAL_SPI_Transmit>
	
	// Data senden
//	for (uint8_t i = 0; i < 6; i++)
//	{
		// Sende Daten fuer einen IC
		HAL_SPI_Transmit(&hspi4, tmp_data, 8, 100);
 800086a:	f107 010c 	add.w	r1, r7, #12
 800086e:	2364      	movs	r3, #100	; 0x64
 8000870:	2208      	movs	r2, #8
 8000872:	4807      	ldr	r0, [pc, #28]	; (8000890 <ltc6811_write+0x100>)
 8000874:	f005 facd 	bl	8005e12 <HAL_SPI_Transmit>
//	}
	
	// ISOCS ausschalten
	ISOCS_DISABLE();
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800087e:	4803      	ldr	r0, [pc, #12]	; (800088c <ltc6811_write+0xfc>)
 8000880:	f004 f8f6 	bl	8004a70 <HAL_GPIO_WritePin>
		ITM_SendChar(' ');
		ITM_SendNumber(data[i]);
	}
	ITM_SendChar('\n');
#endif
}
 8000884:	bf00      	nop
 8000886:	3720      	adds	r7, #32
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40021000 	.word	0x40021000
 8000890:	20000150 	.word	0x20000150

08000894 <ltc6811_read>:
//----------------------------------------------------------------------

// Broadcast Read Command
//----------------------------------------------------------------------
uint8_t ltc6811_read(uint16_t command, uint8_t* data)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	6039      	str	r1, [r7, #0]
 800089e:	80fb      	strh	r3, [r7, #6]

	// PEC berechnen, Anhand Command
	uint16_t pec;															// pec = Zwischenspeicher 16-Bit Command
	uint16_t tmp;															// Zwischenspeicher fuer Pruefung CRC
	uint8_t cmd[4];															// Zwischenspeicher Command + Pec CRC
	pec = peccommand(command);
 80008a0:	88fb      	ldrh	r3, [r7, #6]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 f87c 	bl	80009a0 <peccommand>
 80008a8:	4603      	mov	r3, r0
 80008aa:	82bb      	strh	r3, [r7, #20]
	
	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 80008ac:	f7ff fef4 	bl	8000698 <wakeup_ltc6811>

	// Command in cmd abspeichern
	cmd[0] = ((command >> 8) & 0x07);
 80008b0:	88fb      	ldrh	r3, [r7, #6]
 80008b2:	0a1b      	lsrs	r3, r3, #8
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	f003 0307 	and.w	r3, r3, #7
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	733b      	strb	r3, [r7, #12]
	cmd[1] = (command & 0xFF);
 80008c0:	88fb      	ldrh	r3, [r7, #6]
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	737b      	strb	r3, [r7, #13]
	cmd[2] = ((pec >> 8) & 0xFF);
 80008c6:	8abb      	ldrh	r3, [r7, #20]
 80008c8:	0a1b      	lsrs	r3, r3, #8
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	73bb      	strb	r3, [r7, #14]
	cmd[3] = (pec & 0xFE);
 80008d0:	8abb      	ldrh	r3, [r7, #20]
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f023 0301 	bic.w	r3, r3, #1
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	73fb      	strb	r3, [r7, #15]

	// ISOCS einschalten
	ISOCS_ENABLE();
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008e2:	482d      	ldr	r0, [pc, #180]	; (8000998 <ltc6811_read+0x104>)
 80008e4:	f004 f8c4 	bl	8004a70 <HAL_GPIO_WritePin>

	// Command uebertragen
	HAL_SPI_Transmit(&hspi4, cmd, 4, 100);
 80008e8:	f107 010c 	add.w	r1, r7, #12
 80008ec:	2364      	movs	r3, #100	; 0x64
 80008ee:	2204      	movs	r2, #4
 80008f0:	482a      	ldr	r0, [pc, #168]	; (800099c <ltc6811_read+0x108>)
 80008f2:	f005 fa8e 	bl	8005e12 <HAL_SPI_Transmit>
	
	// Data empfangen
	for (uint8_t i = 0; i < LTC6811_DEVICES; i++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	75fb      	strb	r3, [r7, #23]
 80008fa:	e00c      	b.n	8000916 <ltc6811_read+0x82>
	{
		// Dummy Byte senden
		HAL_SPI_Receive(&hspi4, &data[i*8], 8, 100);
 80008fc:	7dfb      	ldrb	r3, [r7, #23]
 80008fe:	00db      	lsls	r3, r3, #3
 8000900:	461a      	mov	r2, r3
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	1899      	adds	r1, r3, r2
 8000906:	2364      	movs	r3, #100	; 0x64
 8000908:	2208      	movs	r2, #8
 800090a:	4824      	ldr	r0, [pc, #144]	; (800099c <ltc6811_read+0x108>)
 800090c:	f005 fbef 	bl	80060ee <HAL_SPI_Receive>
	for (uint8_t i = 0; i < LTC6811_DEVICES; i++)
 8000910:	7dfb      	ldrb	r3, [r7, #23]
 8000912:	3301      	adds	r3, #1
 8000914:	75fb      	strb	r3, [r7, #23]
 8000916:	7dfb      	ldrb	r3, [r7, #23]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d0ef      	beq.n	80008fc <ltc6811_read+0x68>
	}

	// Pec zuruecksetzen
	pec = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	82bb      	strh	r3, [r7, #20]

	// Pec pruefen
	for (uint8_t i = 0; i < LTC6811_DEVICES; i++)
 8000920:	2300      	movs	r3, #0
 8000922:	75bb      	strb	r3, [r7, #22]
 8000924:	e02a      	b.n	800097c <ltc6811_read+0xe8>
	{
		// Variante 1, Pec berechnen und pruefen, ob richtiger Pec mitgesendet wurde
		tmp = ((data[i + 6] << 8) + data[i + 7]);
 8000926:	7dbb      	ldrb	r3, [r7, #22]
 8000928:	3306      	adds	r3, #6
 800092a:	683a      	ldr	r2, [r7, #0]
 800092c:	4413      	add	r3, r2
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b29b      	uxth	r3, r3
 8000932:	021b      	lsls	r3, r3, #8
 8000934:	b29a      	uxth	r2, r3
 8000936:	7dbb      	ldrb	r3, [r7, #22]
 8000938:	3307      	adds	r3, #7
 800093a:	6839      	ldr	r1, [r7, #0]
 800093c:	440b      	add	r3, r1
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	b29b      	uxth	r3, r3
 8000942:	4413      	add	r3, r2
 8000944:	827b      	strh	r3, [r7, #18]
		pec = peclookup(6, &data[i*8]);
 8000946:	7dbb      	ldrb	r3, [r7, #22]
 8000948:	00db      	lsls	r3, r3, #3
 800094a:	461a      	mov	r2, r3
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	4413      	add	r3, r2
 8000950:	4619      	mov	r1, r3
 8000952:	2006      	movs	r0, #6
 8000954:	f000 f840 	bl	80009d8 <peclookup>
 8000958:	4603      	mov	r3, r0
 800095a:	82bb      	strh	r3, [r7, #20]
			uartTransmit("\n", 1);
		}
#endif

		// Pec zuruecksetzen
		pec = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	82bb      	strh	r3, [r7, #20]

		// Variante 2, Daten inklusive Pec mit durch Peccheck pruefen, ob Ergebnis gleich 0 ist
		pec = peccheck(8, &data[i*8]);
 8000960:	7dbb      	ldrb	r3, [r7, #22]
 8000962:	00db      	lsls	r3, r3, #3
 8000964:	461a      	mov	r2, r3
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	4413      	add	r3, r2
 800096a:	4619      	mov	r1, r3
 800096c:	2008      	movs	r0, #8
 800096e:	f000 f867 	bl	8000a40 <peccheck>
 8000972:	4603      	mov	r3, r0
 8000974:	82bb      	strh	r3, [r7, #20]
	for (uint8_t i = 0; i < LTC6811_DEVICES; i++)
 8000976:	7dbb      	ldrb	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	75bb      	strb	r3, [r7, #22]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d0d1      	beq.n	8000926 <ltc6811_read+0x92>
#endif
	}


	// ISOCS ausschalten
	ISOCS_DISABLE();
 8000982:	2201      	movs	r2, #1
 8000984:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000988:	4803      	ldr	r0, [pc, #12]	; (8000998 <ltc6811_read+0x104>)
 800098a:	f004 f871 	bl	8004a70 <HAL_GPIO_WritePin>
		ITM_SendNumber(data[i]);
	}
	ITM_SendChar('\n');
#endif

	return 0;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	3718      	adds	r7, #24
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40021000 	.word	0x40021000
 800099c:	20000150 	.word	0x20000150

080009a0 <peccommand>:
//----------------------------------------------------------------------

// Pec Command bauen
//----------------------------------------------------------------------
uint16_t peccommand(uint16_t command)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	80fb      	strh	r3, [r7, #6]
	// Variable definieren
	uint8_t pec[2];															// pec = Zwischenspeicher 16-Bit Command in 2x 8-Bit Bytes
	
	// 16 Bit Command in 8 Bit Array uebertragen
	pec[1] = (command & 0xFF);												// pec[1] = lower Command Byte
 80009aa:	88fb      	ldrh	r3, [r7, #6]
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	737b      	strb	r3, [r7, #13]
	pec[0] = ((command >> 8) & 0x07);										// pec[0] = upper Command Byte
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	0a1b      	lsrs	r3, r3, #8
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	f003 0307 	and.w	r3, r3, #7
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	733b      	strb	r3, [r7, #12]
	
	// Pec zurueckgeben
	return peclookup(2, pec);
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	4619      	mov	r1, r3
 80009c6:	2002      	movs	r0, #2
 80009c8:	f000 f806 	bl	80009d8 <peclookup>
 80009cc:	4603      	mov	r3, r0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3710      	adds	r7, #16
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
	...

080009d8 <peclookup>:
//----------------------------------------------------------------------

// Pec kalculieren (Datasheet ltc6811 Page 76, Datasheet ltc6811 Page 72)
//----------------------------------------------------------------------
uint16_t peclookup(uint8_t len,	uint8_t *data)								// len = Anzahl Byte, data = Daten fuer die Pec ausgewaehlt wird
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	6039      	str	r1, [r7, #0]
 80009e2:	71fb      	strb	r3, [r7, #7]
	// Variable definieren
	uint16_t remainder, addr;												// remainder = Zwischenspeicher Pec, addr = Zwischenspeicher Addresse
	remainder = 16;															// Initialisiere reminder mit 16 (0b0000000000010000)
 80009e4:	2310      	movs	r3, #16
 80009e6:	81fb      	strh	r3, [r7, #14]
	
	// Schleife fuer die Pec-Calculation
	for(uint8_t i = 0; i < len; i++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	737b      	strb	r3, [r7, #13]
 80009ec:	e019      	b.n	8000a22 <peclookup+0x4a>
	{
		// Kalkuliere Pec Anhand der Lookuptabelle
		addr = ((remainder >> 7) ^ data[i]) & 0xFF;							// Tabellenaddresse berechnen
 80009ee:	89fb      	ldrh	r3, [r7, #14]
 80009f0:	09db      	lsrs	r3, r3, #7
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	7b7b      	ldrb	r3, [r7, #13]
 80009f6:	6839      	ldr	r1, [r7, #0]
 80009f8:	440b      	add	r3, r1
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	4053      	eors	r3, r2
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ pec15Table[addr];					// Pec berechnen
 8000a06:	89fb      	ldrh	r3, [r7, #14]
 8000a08:	021b      	lsls	r3, r3, #8
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	897b      	ldrh	r3, [r7, #10]
 8000a0e:	490b      	ldr	r1, [pc, #44]	; (8000a3c <peclookup+0x64>)
 8000a10:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a14:	b21b      	sxth	r3, r3
 8000a16:	4053      	eors	r3, r2
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < len; i++)
 8000a1c:	7b7b      	ldrb	r3, [r7, #13]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	737b      	strb	r3, [r7, #13]
 8000a22:	7b7a      	ldrb	r2, [r7, #13]
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d3e1      	bcc.n	80009ee <peclookup+0x16>
//		uartTransmitNumber(data[i], 16);
//		uartTransmit("\n", 1);
	}
	
	// Pec zurueckgeben
	return (remainder << 1);												// Der Pec hat eine 0 als LSB, remainder muss um 1 nach links geshiftet werden
 8000a2a:	89fb      	ldrh	r3, [r7, #14]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	b29b      	uxth	r3, r3
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	08009618 	.word	0x08009618

08000a40 <peccheck>:
//----------------------------------------------------------------------*/

// Validiere Pec von Daten
//----------------------------------------------------------------------
uint8_t peccheck(uint8_t len, uint8_t *data)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	6039      	str	r1, [r7, #0]
 8000a4a:	71fb      	strb	r3, [r7, #7]
	// Variable definieren
	uint16_t pec = peclookup(len, data);
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	6839      	ldr	r1, [r7, #0]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff ffc1 	bl	80009d8 <peclookup>
 8000a56:	4603      	mov	r3, r0
 8000a58:	81fb      	strh	r3, [r7, #14]

	// Wenn Ergebnis 0, ist Pec OK
	if (pec == 0)
 8000a5a:	89fb      	ldrh	r3, [r7, #14]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d101      	bne.n	8000a64 <peccheck+0x24>
	{
		return 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	e000      	b.n	8000a66 <peccheck+0x26>
	}
	// Wenn Ergebnis 1, ist Pec nicht OK
	else
	{
		return 1;
 8000a64:	2301      	movs	r3, #1
	}
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <ltc6811_check>:
//----------------------------------------------------------------------

// LTC6811 Status auslesen und auswerten
//----------------------------------------------------------------------
uint8_t ltc6811_check(void)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b092      	sub	sp, #72	; 0x48
 8000a72:	af00      	add	r7, sp, #0
#ifdef DEBUG_LTC6811
	ITM_SendString("Aufruf von Check LTC6811.\n");
#endif

	// Variablen definieren
	uint8_t tmp_data[64] = {0}, error = 0;									// Speicher Registerwerte, Fehlerspeicher
 8000a74:	2300      	movs	r3, #0
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	f107 0308 	add.w	r3, r7, #8
 8000a7c:	223c      	movs	r2, #60	; 0x3c
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f008 fa5d 	bl	8008f40 <memset>
 8000a86:	2300      	movs	r3, #0
 8000a88:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 8000a8c:	f7ff fe04 	bl	8000698 <wakeup_ltc6811>

	// Alle Register zuruecksetzen
	ltc6811(CLRCELL);														// Register Zellspannung auf default setzen
 8000a90:	f240 7011 	movw	r0, #1809	; 0x711
 8000a94:	f7ff fe28 	bl	80006e8 <ltc6811>
	ltc6811(CLRAUX);														// Register GPIO-Spannung auf default setzen
 8000a98:	f240 7012 	movw	r0, #1810	; 0x712
 8000a9c:	f7ff fe24 	bl	80006e8 <ltc6811>
	ltc6811(CLRSTAT);														// Register Interne Messungen auf default setzen
 8000aa0:	f240 7013 	movw	r0, #1811	; 0x713
 8000aa4:	f7ff fe20 	bl	80006e8 <ltc6811>

	// Lese Register Status B aus
	ltc6811_read(RDSTATB, &tmp_data[0]);
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	2012      	movs	r0, #18
 8000aae:	f7ff fef1 	bl	8000894 <ltc6811_read>
		ITM_SendChar('\n');
#endif
	}

	// Selbsttest 1 Digitale Filter
	if (ltc6811_test(ST1 | MD73) == 1)
 8000ab2:	f44f 7090 	mov.w	r0, #288	; 0x120
 8000ab6:	f000 f83f 	bl	8000b38 <ltc6811_test>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d105      	bne.n	8000acc <ltc6811_check+0x5e>
	{
		error |= (1 << 1);													// Selbsttest 1 nicht bestanden
 8000ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#ifdef DEBUG_LTC6811
		ITM_SendString("Selbsttest 1 Fehler");
		ITM_SendChar('\n');
#endif
	}
	HAL_Delay(300);
 8000acc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000ad0:	f002 feca 	bl	8003868 <HAL_Delay>

	// Selbsttest 2 Digitale Filter
	if (ltc6811_test(ST2 | MD73) == 1)
 8000ad4:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8000ad8:	f000 f82e 	bl	8000b38 <ltc6811_test>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d105      	bne.n	8000aee <ltc6811_check+0x80>
	{
		error |= (1 << 2);													// Selbsttest 2 nicht bestanden
 8000ae2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#ifdef DEBUG_LTC6811
		ITM_SendString("Selbsttest 2 Fehler");
		ITM_SendChar('\n');
#endif
	}
	HAL_Delay(300);
 8000aee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000af2:	f002 feb9 	bl	8003868 <HAL_Delay>

	// Selbsttest Multiplexer
	if (ltc6811_diagn() == 1)
 8000af6:	f000 fa09 	bl	8000f0c <ltc6811_diagn>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d105      	bne.n	8000b0c <ltc6811_check+0x9e>
	{
		error |= (1 << 3);													// Multiplexertest nicht bestanden
 8000b00:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b04:	f043 0308 	orr.w	r3, r3, #8
 8000b08:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#ifdef DEBUG_LTC6811
		ITM_SendString("Multiplexer Fehler");
		ITM_SendChar('\n');
#endif
	}
	HAL_Delay(300);
 8000b0c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b10:	f002 feaa 	bl	8003868 <HAL_Delay>

	// Open Wire Check durchfuehren
	if (ltc6811_openwire() == 1)
 8000b14:	f000 fa1c 	bl	8000f50 <ltc6811_openwire>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d105      	bne.n	8000b2a <ltc6811_check+0xbc>
	{
		error |= (1 << 4);													// Open-Wire Test nicht bestanden
 8000b1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	ITM_SendNumber(error);
	ITM_SendChar('\n');
#endif

	// Fehlercode zurueckgeben
	return error;															// Fehler 0 = alles Ok, Fehler > 0 = Selbsttest fehlerhaft
 8000b2a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3748      	adds	r7, #72	; 0x48
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <ltc6811_test>:
//----------------------------------------------------------------------

// Selbsttest Digitale Filter (Datasheet ltc6811 Page 28)
//----------------------------------------------------------------------
uint8_t ltc6811_test(uint16_t command)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b094      	sub	sp, #80	; 0x50
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	80fb      	strh	r3, [r7, #6]
#ifdef DEBUG_LTC6811
	ITM_SendString("Aufruf von Test LTC6811.\n");
#endif

	// Variablen definieren
	uint8_t tmp_data[64] = {0};												// Speicher Registerwerte
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	f107 030c 	add.w	r3, r7, #12
 8000b4a:	223c      	movs	r2, #60	; 0x3c
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f008 f9f6 	bl	8008f40 <memset>
	uint16_t tmp = 0, test_pattern = 0;										// Zwischenspeicher, Kontrollvariable Selbsttest
 8000b54:	2300      	movs	r3, #0
 8000b56:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	// Commands fuer Status senden  Test 1
	ltc6811(CVST | command);												// Digitalfilter Check Zellspannungen
 8000b60:	88fb      	ldrh	r3, [r7, #6]
 8000b62:	f443 7301 	orr.w	r3, r3, #516	; 0x204
 8000b66:	f043 0303 	orr.w	r3, r3, #3
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fdbb 	bl	80006e8 <ltc6811>
	HAL_Delay(300);															// 300ms zwischen den Selbsttests warten
 8000b72:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b76:	f002 fe77 	bl	8003868 <HAL_Delay>
	ltc6811(AUXST | command);												// Digitalfilter Check GPIO-Spannungen
 8000b7a:	88fb      	ldrh	r3, [r7, #6]
 8000b7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b80:	f043 0307 	orr.w	r3, r3, #7
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fdae 	bl	80006e8 <ltc6811>
	HAL_Delay(300);															// 300ms zwischen den Selbsttests warten
 8000b8c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b90:	f002 fe6a 	bl	8003868 <HAL_Delay>
	ltc6811(STATST | command);												// Digitalfilter Check Interne Messungen
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	f443 6381 	orr.w	r3, r3, #1032	; 0x408
 8000b9a:	f043 0307 	orr.w	r3, r3, #7
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fda1 	bl	80006e8 <ltc6811>
	HAL_Delay(300);															// 300ms zwischen den Selbsttests warten
 8000ba6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000baa:	f002 fe5d 	bl	8003868 <HAL_Delay>

	// Register auslesen Test 1
	// Spannungsregister
	ltc6811_read(RDCVA, &tmp_data[0]);										// Lese Register CVA zurueck
 8000bae:	f107 0308 	add.w	r3, r7, #8
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	2004      	movs	r0, #4
 8000bb6:	f7ff fe6d 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVB, &tmp_data[8]);										// Lese Register CVB zurueck
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	3308      	adds	r3, #8
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	2006      	movs	r0, #6
 8000bc4:	f7ff fe66 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVC, &tmp_data[16]);										// Lese Register CVC zurueck
 8000bc8:	f107 0308 	add.w	r3, r7, #8
 8000bcc:	3310      	adds	r3, #16
 8000bce:	4619      	mov	r1, r3
 8000bd0:	2008      	movs	r0, #8
 8000bd2:	f7ff fe5f 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVD, &tmp_data[24]);										// Lese Register CVD zurueck
 8000bd6:	f107 0308 	add.w	r3, r7, #8
 8000bda:	3318      	adds	r3, #24
 8000bdc:	4619      	mov	r1, r3
 8000bde:	200a      	movs	r0, #10
 8000be0:	f7ff fe58 	bl	8000894 <ltc6811_read>

	// GPIO-Register
	ltc6811_read(RDAUXA, &tmp_data[32]);									// Lese Register AUXA zurueck
 8000be4:	f107 0308 	add.w	r3, r7, #8
 8000be8:	3320      	adds	r3, #32
 8000bea:	4619      	mov	r1, r3
 8000bec:	200c      	movs	r0, #12
 8000bee:	f7ff fe51 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDAUXB, &tmp_data[40]);									// Lese Register AUXB zurueck
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	3328      	adds	r3, #40	; 0x28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	200e      	movs	r0, #14
 8000bfc:	f7ff fe4a 	bl	8000894 <ltc6811_read>

	// Statusregister
	ltc6811_read(RDSTATA, &tmp_data[48]);									// Lese Register STATA zurueck
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	3330      	adds	r3, #48	; 0x30
 8000c06:	4619      	mov	r1, r3
 8000c08:	2010      	movs	r0, #16
 8000c0a:	f7ff fe43 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDSTATB, &tmp_data[56]);									// Lese Register STATB zurueck
 8000c0e:	f107 0308 	add.w	r3, r7, #8
 8000c12:	3338      	adds	r3, #56	; 0x38
 8000c14:	4619      	mov	r1, r3
 8000c16:	2012      	movs	r0, #18
 8000c18:	f7ff fe3c 	bl	8000894 <ltc6811_read>

	// Lookup fuer Selbstest digitaler Filter
	// Kontrollvariable heraussuchen
	if (command & MD2714)													// Wenn Sampling Frequenz = MD2714
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d032      	beq.n	8000c8c <ltc6811_test+0x154>
	{
		// Wenn ADCOPT gesetzt
		if (Ltc6811_Conf.ADCOPT == 1)
 8000c26:	4bb8      	ldr	r3, [pc, #736]	; (8000f08 <ltc6811_test+0x3d0>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d013      	beq.n	8000c5c <ltc6811_test+0x124>
		{
			// Wenn Selbsttest 1 gewaehlt
			if (command == ST1)
 8000c34:	88fb      	ldrh	r3, [r7, #6]
 8000c36:	2b20      	cmp	r3, #32
 8000c38:	d104      	bne.n	8000c44 <ltc6811_test+0x10c>
			{
				test_pattern = 0x9553;										// Registerwert bei 14kHz
 8000c3a:	f249 5353 	movw	r3, #38227	; 0x9553
 8000c3e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c42:	e03a      	b.n	8000cba <ltc6811_test+0x182>
			}
			// Wenn Selbsttest 2 gewaehlt
			else if (command == ST2)
 8000c44:	88fb      	ldrh	r3, [r7, #6]
 8000c46:	2b40      	cmp	r3, #64	; 0x40
 8000c48:	d104      	bne.n	8000c54 <ltc6811_test+0x11c>
			{
				test_pattern = 0x6AAC;										// Registerwert bei 14kHz
 8000c4a:	f646 23ac 	movw	r3, #27308	; 0x6aac
 8000c4e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c52:	e032      	b.n	8000cba <ltc6811_test+0x182>
			}
			// Bei fehlerhaften Einstellungen
			else
			{
				test_pattern = 0;											// Registerwert = 0 damit Fehler ausloest
 8000c54:	2300      	movs	r3, #0
 8000c56:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c5a:	e02e      	b.n	8000cba <ltc6811_test+0x182>
			}
		}
		else																// Wenn ADCOPT nicht gesetzt
		{
			// Wenn Selbsttest 1 gewaehlt
			if (command & ST1)
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	f003 0320 	and.w	r3, r3, #32
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d004      	beq.n	8000c70 <ltc6811_test+0x138>
			{
				test_pattern = 0x9565;										// Registerwert bei 27kHz
 8000c66:	f249 5365 	movw	r3, #38245	; 0x9565
 8000c6a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c6e:	e024      	b.n	8000cba <ltc6811_test+0x182>
			}
			// Wenn Selbsttest 2 gewaehlt
			else if (command & ST2)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d004      	beq.n	8000c84 <ltc6811_test+0x14c>
			{
				test_pattern = 0x6A9A;										// Registerwert bei 27kHz
 8000c7a:	f646 239a 	movw	r3, #27290	; 0x6a9a
 8000c7e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c82:	e01a      	b.n	8000cba <ltc6811_test+0x182>
			}
			// Bei fehlerhaften Einstellungen
			else
			{
				test_pattern = 0;											// Registerwert = 0 damit Fehler ausloest
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c8a:	e016      	b.n	8000cba <ltc6811_test+0x182>
		}
	}
	else
	{
		// Wenn Selbsttest 1 gewaehlt
		if (command & ST1)
 8000c8c:	88fb      	ldrh	r3, [r7, #6]
 8000c8e:	f003 0320 	and.w	r3, r3, #32
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d004      	beq.n	8000ca0 <ltc6811_test+0x168>
		{
			test_pattern = 0x9555;											// Registerwert bei allen anderen Sampling Frequenzen
 8000c96:	f249 5355 	movw	r3, #38229	; 0x9555
 8000c9a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000c9e:	e00c      	b.n	8000cba <ltc6811_test+0x182>
		}
		// Wenn Selbsttest 2 gewaehlt
		else if (command & ST2)
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d004      	beq.n	8000cb4 <ltc6811_test+0x17c>
		{
			test_pattern = 0x6AAA;											// Registerwert bei allen anderen Sampling Frequenzen
 8000caa:	f646 23aa 	movw	r3, #27306	; 0x6aaa
 8000cae:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000cb2:	e002      	b.n	8000cba <ltc6811_test+0x182>
		}
		// Bei fehlerhaften Einstellungen
		else
		{
			test_pattern = 0;												// Registerwert = 0 damit Fehler ausloest
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		}
	}

	// Daten pruefen Test 1
	for (uint8_t i=0; i<22; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000cc0:	e117      	b.n	8000ef2 <ltc6811_test+0x3ba>
	{
		// Auswaehlen welches Register im Array steht
		switch (i)
 8000cc2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000cc6:	2b1d      	cmp	r3, #29
 8000cc8:	f200 8105 	bhi.w	8000ed6 <ltc6811_test+0x39e>
 8000ccc:	a201      	add	r2, pc, #4	; (adr r2, 8000cd4 <ltc6811_test+0x19c>)
 8000cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd2:	bf00      	nop
 8000cd4:	08000d4d 	.word	0x08000d4d
 8000cd8:	08000d4d 	.word	0x08000d4d
 8000cdc:	08000d4d 	.word	0x08000d4d
 8000ce0:	08000d7b 	.word	0x08000d7b
 8000ce4:	08000d7b 	.word	0x08000d7b
 8000ce8:	08000d7b 	.word	0x08000d7b
 8000cec:	08000dab 	.word	0x08000dab
 8000cf0:	08000dab 	.word	0x08000dab
 8000cf4:	08000dab 	.word	0x08000dab
 8000cf8:	08000ddd 	.word	0x08000ddd
 8000cfc:	08000ddd 	.word	0x08000ddd
 8000d00:	08000ddd 	.word	0x08000ddd
 8000d04:	08000e0f 	.word	0x08000e0f
 8000d08:	08000e0f 	.word	0x08000e0f
 8000d0c:	08000e0f 	.word	0x08000e0f
 8000d10:	08000e41 	.word	0x08000e41
 8000d14:	08000e41 	.word	0x08000e41
 8000d18:	08000e41 	.word	0x08000e41
 8000d1c:	08000e73 	.word	0x08000e73
 8000d20:	08000ed7 	.word	0x08000ed7
 8000d24:	08000e73 	.word	0x08000e73
 8000d28:	08000ea5 	.word	0x08000ea5
 8000d2c:	08000ed7 	.word	0x08000ed7
 8000d30:	08000ed7 	.word	0x08000ed7
 8000d34:	08000ed7 	.word	0x08000ed7
 8000d38:	08000ed7 	.word	0x08000ed7
 8000d3c:	08000ed7 	.word	0x08000ed7
 8000d40:	08000ed7 	.word	0x08000ed7
 8000d44:	08000ed7 	.word	0x08000ed7
 8000d48:	08000e73 	.word	0x08000e73
		{
			// Register CVA
			case 0:
			case 1:
			case 2:
				tmp = ((tmp_data[i*2+1]<<8)|tmp_data[i*2]);					// Register CVA umwandeln
 8000d4c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	3301      	adds	r3, #1
 8000d54:	3350      	adds	r3, #80	; 0x50
 8000d56:	443b      	add	r3, r7
 8000d58:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	3350      	adds	r3, #80	; 0x50
 8000d68:	443b      	add	r3, r7
 8000d6a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	4313      	orrs	r3, r2
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000d78:	e0ae      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register CVB
			case 3:
			case 4:
			case 5:
				tmp = ((tmp_data[i*2+3] << 8)|tmp_data[i*2+2]);				// Register CVB umwandeln
 8000d7a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	3303      	adds	r3, #3
 8000d82:	3350      	adds	r3, #80	; 0x50
 8000d84:	443b      	add	r3, r7
 8000d86:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000d92:	3301      	adds	r3, #1
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	3350      	adds	r3, #80	; 0x50
 8000d98:	443b      	add	r3, r7
 8000d9a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000da8:	e096      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register CVC
			case 6:
			case 7:
			case 8:
				tmp = ((tmp_data[(i+2)*2+1] << 8)|tmp_data[(i+2)*2]);		// Register CVC umwandeln
 8000daa:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000dae:	3302      	adds	r3, #2
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	3301      	adds	r3, #1
 8000db4:	3350      	adds	r3, #80	; 0x50
 8000db6:	443b      	add	r3, r7
 8000db8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000dbc:	021b      	lsls	r3, r3, #8
 8000dbe:	b21a      	sxth	r2, r3
 8000dc0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000dc4:	3302      	adds	r3, #2
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	3350      	adds	r3, #80	; 0x50
 8000dca:	443b      	add	r3, r7
 8000dcc:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000dd0:	b21b      	sxth	r3, r3
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	b21b      	sxth	r3, r3
 8000dd6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000dda:	e07d      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register CVD
			case 9:
			case 10:
			case 11:
				tmp = ((tmp_data[(i+2)*2+3] << 8)|tmp_data[(i+2)*2+2]);		// Register CVD umwandeln
 8000ddc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000de0:	3302      	adds	r3, #2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	3303      	adds	r3, #3
 8000de6:	3350      	adds	r3, #80	; 0x50
 8000de8:	443b      	add	r3, r7
 8000dea:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	b21a      	sxth	r2, r3
 8000df2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000df6:	3303      	adds	r3, #3
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	3350      	adds	r3, #80	; 0x50
 8000dfc:	443b      	add	r3, r7
 8000dfe:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e02:	b21b      	sxth	r3, r3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b21b      	sxth	r3, r3
 8000e08:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000e0c:	e064      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register AUXA
			case 12:
			case 13:
			case 14:
				tmp = ((tmp_data[(i+4)*2+1] << 8)|tmp_data[(i+4)*2]);		// Register AUXA umwandeln
 8000e0e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e12:	3304      	adds	r3, #4
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	3301      	adds	r3, #1
 8000e18:	3350      	adds	r3, #80	; 0x50
 8000e1a:	443b      	add	r3, r7
 8000e1c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	b21a      	sxth	r2, r3
 8000e24:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e28:	3304      	adds	r3, #4
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	3350      	adds	r3, #80	; 0x50
 8000e2e:	443b      	add	r3, r7
 8000e30:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000e3e:	e04b      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register AUXB
			case 15:
			case 16:
			case 17:
				tmp = ((tmp_data[(i+4)*2+3] << 8)|tmp_data[(i+4)*2+2]);		// Register AUXB umwandeln
 8000e40:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e44:	3304      	adds	r3, #4
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	3303      	adds	r3, #3
 8000e4a:	3350      	adds	r3, #80	; 0x50
 8000e4c:	443b      	add	r3, r7
 8000e4e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e5a:	3305      	adds	r3, #5
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	3350      	adds	r3, #80	; 0x50
 8000e60:	443b      	add	r3, r7
 8000e62:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	b21b      	sxth	r3, r3
 8000e6c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000e70:	e032      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register STATA
			case 18:
			case 29:
			case 20:
				tmp = ((tmp_data[(i+6)*2+1] << 8)|tmp_data[(i+6)*2]);		// Register STATA umwandeln
 8000e72:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e76:	3306      	adds	r3, #6
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	3350      	adds	r3, #80	; 0x50
 8000e7e:	443b      	add	r3, r7
 8000e80:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000e8c:	3306      	adds	r3, #6
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	3350      	adds	r3, #80	; 0x50
 8000e92:	443b      	add	r3, r7
 8000e94:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000e98:	b21b      	sxth	r3, r3
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000ea2:	e019      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Register STATB
			case 21:
				tmp = ((tmp_data[(i+6)*2+3] << 8)|tmp_data[(i+6)*2+2]);		// Register STATB umwandeln
 8000ea4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ea8:	3306      	adds	r3, #6
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	3303      	adds	r3, #3
 8000eae:	3350      	adds	r3, #80	; 0x50
 8000eb0:	443b      	add	r3, r7
 8000eb2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000eb6:	021b      	lsls	r3, r3, #8
 8000eb8:	b21a      	sxth	r2, r3
 8000eba:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ebe:	3307      	adds	r3, #7
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	3350      	adds	r3, #80	; 0x50
 8000ec4:	443b      	add	r3, r7
 8000ec6:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				break;
 8000ed4:	e000      	b.n	8000ed8 <ltc6811_test+0x3a0>
			// Kein Register
			default:
				break;
 8000ed6:	bf00      	nop
		}

		// Vergleiche Registerwert mit Vorgabewert aus Datenblatt
		if (tmp != test_pattern)
 8000ed8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8000edc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d001      	beq.n	8000ee8 <ltc6811_test+0x3b0>
#ifdef DEBUG_LTC6811
			ITM_SendString("Test failed: ");
			ITM_SendNumber(i);
			ITM_SendChar('\n');
#endif
			return 1;														// Selbsttest 1 nicht OK
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e00a      	b.n	8000efe <ltc6811_test+0x3c6>
	for (uint8_t i=0; i<22; i++)
 8000ee8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000eec:	3301      	adds	r3, #1
 8000eee:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000ef2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ef6:	2b15      	cmp	r3, #21
 8000ef8:	f67f aee3 	bls.w	8000cc2 <ltc6811_test+0x18a>
		}
	}
#ifdef DEBUG_LTC6811
	ITM_SendString("Test passed\n");
#endif
	return 0;																// Selbsttest 1 OK
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3750      	adds	r7, #80	; 0x50
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000028 	.word	0x20000028

08000f0c <ltc6811_diagn>:
//----------------------------------------------------------------------

// Selbstdiagnose Multiplexer (Datasheet ltc6811 Page 27)
//----------------------------------------------------------------------
uint8_t ltc6811_diagn(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
#ifdef DEBUG_LTC6811
	ITM_SendString("Aufruf von Diagnostic LTC6811.\n");
#endif

	// Variablen definieren
	uint8_t tmp_data[8] = {0};												// Speicher Registerwerte
 8000f12:	2300      	movs	r3, #0
 8000f14:	603b      	str	r3, [r7, #0]
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]

	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 8000f1a:	f7ff fbbd 	bl	8000698 <wakeup_ltc6811>

	// Command senden
	ltc6811(DIAGN);															// Multiplexer Check
 8000f1e:	f240 7015 	movw	r0, #1813	; 0x715
 8000f22:	f7ff fbe1 	bl	80006e8 <ltc6811>

	// Verzoegerungszeit 10ms, DIAG Befehl braucht ca. 400µs bis 4ms
	HAL_Delay(10);
 8000f26:	200a      	movs	r0, #10
 8000f28:	f002 fc9e 	bl	8003868 <HAL_Delay>

	// Lese Register
	ltc6811_read(RDSTATB, &tmp_data[0]);									// Lese Status B Register fuer Multiplexer Check
 8000f2c:	463b      	mov	r3, r7
 8000f2e:	4619      	mov	r1, r3
 8000f30:	2012      	movs	r0, #18
 8000f32:	f7ff fcaf 	bl	8000894 <ltc6811_read>

	// Multiplexer pruefen
	if (tmp_data[5] & (1 << 1))
 8000f36:	797b      	ldrb	r3, [r7, #5]
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <ltc6811_diagn+0x38>
	{
		return 1;															// Multiplexertest nicht OK
 8000f40:	2301      	movs	r3, #1
 8000f42:	e000      	b.n	8000f46 <ltc6811_diagn+0x3a>
	}

	return 0;																// Multiplexertest OK
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <ltc6811_openwire>:
//----------------------------------------------------------------------

// LTC6811 Openwire check
//----------------------------------------------------------------------
uint8_t ltc6811_openwire(void)
{
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	b09b      	sub	sp, #108	; 0x6c
 8000f54:	af00      	add	r7, sp, #0
#ifdef DEBUG_LTC6811
	ITM_SendString("Aufruf von Openwire LTC6811.\n");
#endif

	// Arrays definieren
	uint8_t pulldown[32] = {0}, pullup[32] = {0};							// Speicher Registerwerte
 8000f56:	2300      	movs	r3, #0
 8000f58:	647b      	str	r3, [r7, #68]	; 0x44
 8000f5a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]
 8000f6a:	615a      	str	r2, [r3, #20]
 8000f6c:	619a      	str	r2, [r3, #24]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
 8000f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
 8000f80:	611a      	str	r2, [r3, #16]
 8000f82:	615a      	str	r2, [r3, #20]
 8000f84:	619a      	str	r2, [r3, #24]
	uint16_t cell[1] = {0}, openwire[13] = {0};								// Speicher Zelle, Openwire vergleic Threshold
 8000f86:	2300      	movs	r3, #0
 8000f88:	843b      	strh	r3, [r7, #32]
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	831a      	strh	r2, [r3, #24]

	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 8000f9c:	f7ff fb7c 	bl	8000698 <wakeup_ltc6811>

	// Pullup Current, drei Durchgaenge
	for (uint8_t i = 0; i < 2; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8000fa6:	e00c      	b.n	8000fc2 <ltc6811_openwire+0x72>
	{

		// Commands fuer Openwire Test
		ltc6811(ADOW | MD262 | PUP);										// Pullup Current
 8000fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fac:	f7ff fb9c 	bl	80006e8 <ltc6811>
		HAL_Delay(300);
 8000fb0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000fb4:	f002 fc58 	bl	8003868 <HAL_Delay>
	for (uint8_t i = 0; i < 2; i++)
 8000fb8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8000fc2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d9ee      	bls.n	8000fa8 <ltc6811_openwire+0x58>
	}

	// Register auslesen OpenWire
	ltc6811_read(RDCVA, &pullup[0]);
 8000fca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fce:	4619      	mov	r1, r3
 8000fd0:	2004      	movs	r0, #4
 8000fd2:	f7ff fc5f 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVB, &pullup[8]);
 8000fd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fda:	3308      	adds	r3, #8
 8000fdc:	4619      	mov	r1, r3
 8000fde:	2006      	movs	r0, #6
 8000fe0:	f7ff fc58 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVC, &pullup[16]);
 8000fe4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe8:	3310      	adds	r3, #16
 8000fea:	4619      	mov	r1, r3
 8000fec:	2008      	movs	r0, #8
 8000fee:	f7ff fc51 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVD, &pullup[24]);
 8000ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff6:	3318      	adds	r3, #24
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	200a      	movs	r0, #10
 8000ffc:	f7ff fc4a 	bl	8000894 <ltc6811_read>


	// Verzoegerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 8001000:	f7ff fb4a 	bl	8000698 <wakeup_ltc6811>

	// Pulldown Current, drei Durchgaenge
	for (uint8_t i = 0; i < 2; i++)
 8001004:	2300      	movs	r3, #0
 8001006:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 800100a:	e00c      	b.n	8001026 <ltc6811_openwire+0xd6>
	{

		// Commands fuer Openwire Test
		ltc6811(ADOW | MD262 | PUP);											// Pulldown Current
 800100c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001010:	f7ff fb6a 	bl	80006e8 <ltc6811>
		HAL_Delay(300);
 8001014:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001018:	f002 fc26 	bl	8003868 <HAL_Delay>
	for (uint8_t i = 0; i < 2; i++)
 800101c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001020:	3301      	adds	r3, #1
 8001022:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001026:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800102a:	2b01      	cmp	r3, #1
 800102c:	d9ee      	bls.n	800100c <ltc6811_openwire+0xbc>
	}

	// Register auslesen OpenWire
	ltc6811_read(RDCVA, &pulldown[0]);
 800102e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001032:	4619      	mov	r1, r3
 8001034:	2004      	movs	r0, #4
 8001036:	f7ff fc2d 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVB, &pulldown[8]);
 800103a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800103e:	3308      	adds	r3, #8
 8001040:	4619      	mov	r1, r3
 8001042:	2006      	movs	r0, #6
 8001044:	f7ff fc26 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVC, &pulldown[16]);
 8001048:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800104c:	3310      	adds	r3, #16
 800104e:	4619      	mov	r1, r3
 8001050:	2008      	movs	r0, #8
 8001052:	f7ff fc1f 	bl	8000894 <ltc6811_read>
	ltc6811_read(RDCVD, &pulldown[24]);
 8001056:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800105a:	3318      	adds	r3, #24
 800105c:	4619      	mov	r1, r3
 800105e:	200a      	movs	r0, #10
 8001060:	f7ff fc18 	bl	8000894 <ltc6811_read>

	// Schleife zum umformatieren der Daten
	for (uint8_t i = 0; i < 13; i++)
 8001064:	2300      	movs	r3, #0
 8001066:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 800106a:	e12d      	b.n	80012c8 <ltc6811_openwire+0x378>
	{
		// Auswahl welche Leitung
		switch (i)
 800106c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001070:	2b0c      	cmp	r3, #12
 8001072:	f200 8123 	bhi.w	80012bc <ltc6811_openwire+0x36c>
 8001076:	a201      	add	r2, pc, #4	; (adr r2, 800107c <ltc6811_openwire+0x12c>)
 8001078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107c:	080010b1 	.word	0x080010b1
 8001080:	080010d5 	.word	0x080010d5
 8001084:	080010d5 	.word	0x080010d5
 8001088:	08001143 	.word	0x08001143
 800108c:	08001143 	.word	0x08001143
 8001090:	08001143 	.word	0x08001143
 8001094:	080011b5 	.word	0x080011b5
 8001098:	080011b5 	.word	0x080011b5
 800109c:	080011b5 	.word	0x080011b5
 80010a0:	08001227 	.word	0x08001227
 80010a4:	08001227 	.word	0x08001227
 80010a8:	08001227 	.word	0x08001227
 80010ac:	08001299 	.word	0x08001299
		{
			// Leitungen Zelle 1/2 bis 3/4
			case 0:
				openwire[i] = ((pulldown[1] << 8) + pulldown[0]);
 80010b0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	021b      	lsls	r3, r3, #8
 80010b8:	b299      	uxth	r1, r3
 80010ba:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80010c4:	440a      	add	r2, r1
 80010c6:	b292      	uxth	r2, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	3368      	adds	r3, #104	; 0x68
 80010cc:	443b      	add	r3, r7
 80010ce:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 80010d2:	e0f4      	b.n	80012be <ltc6811_openwire+0x36e>
			case 1:
			case 2:
				openwire[i] = getDifference(((pullup[i*2+1] << 8) + pullup[i*2]), ((pulldown[i*2+1] << 8) + pulldown[i*2]));
 80010d4:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	3301      	adds	r3, #1
 80010dc:	3368      	adds	r3, #104	; 0x68
 80010de:	443b      	add	r3, r7
 80010e0:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	021b      	lsls	r3, r3, #8
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	3368      	adds	r3, #104	; 0x68
 80010f2:	443b      	add	r3, r7
 80010f4:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	4413      	add	r3, r2
 80010fc:	b298      	uxth	r0, r3
 80010fe:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	3301      	adds	r3, #1
 8001106:	3368      	adds	r3, #104	; 0x68
 8001108:	443b      	add	r3, r7
 800110a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800110e:	b29b      	uxth	r3, r3
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	b29a      	uxth	r2, r3
 8001114:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	3368      	adds	r3, #104	; 0x68
 800111c:	443b      	add	r3, r7
 800111e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001122:	b29b      	uxth	r3, r3
 8001124:	4413      	add	r3, r2
 8001126:	b29b      	uxth	r3, r3
 8001128:	f897 4065 	ldrb.w	r4, [r7, #101]	; 0x65
 800112c:	4619      	mov	r1, r3
 800112e:	f7ff fa91 	bl	8000654 <getDifference>
 8001132:	4603      	mov	r3, r0
 8001134:	461a      	mov	r2, r3
 8001136:	0063      	lsls	r3, r4, #1
 8001138:	3368      	adds	r3, #104	; 0x68
 800113a:	443b      	add	r3, r7
 800113c:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 8001140:	e0bd      	b.n	80012be <ltc6811_openwire+0x36e>
			// Leitungen Zelle 4/5 bis 6/7
			case 3:
			case 4:
			case 5:
				openwire[i] = getDifference(((pullup[i*2+3] << 8) + pullup[i*2+2]), ((pulldown[i*2+3] << 8) + pulldown[i*2+2]));
 8001142:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	3303      	adds	r3, #3
 800114a:	3368      	adds	r3, #104	; 0x68
 800114c:	443b      	add	r3, r7
 800114e:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001152:	b29b      	uxth	r3, r3
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	b29a      	uxth	r2, r3
 8001158:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800115c:	3301      	adds	r3, #1
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	3368      	adds	r3, #104	; 0x68
 8001162:	443b      	add	r3, r7
 8001164:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001168:	b29b      	uxth	r3, r3
 800116a:	4413      	add	r3, r2
 800116c:	b298      	uxth	r0, r3
 800116e:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	3303      	adds	r3, #3
 8001176:	3368      	adds	r3, #104	; 0x68
 8001178:	443b      	add	r3, r7
 800117a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800117e:	b29b      	uxth	r3, r3
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b29a      	uxth	r2, r3
 8001184:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001188:	3301      	adds	r3, #1
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	3368      	adds	r3, #104	; 0x68
 800118e:	443b      	add	r3, r7
 8001190:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001194:	b29b      	uxth	r3, r3
 8001196:	4413      	add	r3, r2
 8001198:	b29b      	uxth	r3, r3
 800119a:	f897 4065 	ldrb.w	r4, [r7, #101]	; 0x65
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fa58 	bl	8000654 <getDifference>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	0063      	lsls	r3, r4, #1
 80011aa:	3368      	adds	r3, #104	; 0x68
 80011ac:	443b      	add	r3, r7
 80011ae:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 80011b2:	e084      	b.n	80012be <ltc6811_openwire+0x36e>
			// Leitungen Zelle 7/8 bis 9/10
			case 6:
			case 7:
			case 8:
				openwire[i] = getDifference(((pullup[i*2+5] << 8) + pullup[i*2+4]), ((pulldown[i*2+5] << 8) + pulldown[i*2+4]));
 80011b4:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	3305      	adds	r3, #5
 80011bc:	3368      	adds	r3, #104	; 0x68
 80011be:	443b      	add	r3, r7
 80011c0:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80011ce:	3302      	adds	r3, #2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	3368      	adds	r3, #104	; 0x68
 80011d4:	443b      	add	r3, r7
 80011d6:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4413      	add	r3, r2
 80011de:	b298      	uxth	r0, r3
 80011e0:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	3305      	adds	r3, #5
 80011e8:	3368      	adds	r3, #104	; 0x68
 80011ea:	443b      	add	r3, r7
 80011ec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80011fa:	3302      	adds	r3, #2
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	3368      	adds	r3, #104	; 0x68
 8001200:	443b      	add	r3, r7
 8001202:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001206:	b29b      	uxth	r3, r3
 8001208:	4413      	add	r3, r2
 800120a:	b29b      	uxth	r3, r3
 800120c:	f897 4065 	ldrb.w	r4, [r7, #101]	; 0x65
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fa1f 	bl	8000654 <getDifference>
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	0063      	lsls	r3, r4, #1
 800121c:	3368      	adds	r3, #104	; 0x68
 800121e:	443b      	add	r3, r7
 8001220:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 8001224:	e04b      	b.n	80012be <ltc6811_openwire+0x36e>
			// Leitungen Zelle 10/11 und 11/12
			case 9:
			case 10:
			case 11:
				openwire[i] = getDifference(((pullup[i*2+7] << 8) + pullup[i*2+6]), ((pulldown[i*2+7] << 8) + pulldown[i*2+6]));
 8001226:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	3307      	adds	r3, #7
 800122e:	3368      	adds	r3, #104	; 0x68
 8001230:	443b      	add	r3, r7
 8001232:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001236:	b29b      	uxth	r3, r3
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b29a      	uxth	r2, r3
 800123c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001240:	3303      	adds	r3, #3
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	3368      	adds	r3, #104	; 0x68
 8001246:	443b      	add	r3, r7
 8001248:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800124c:	b29b      	uxth	r3, r3
 800124e:	4413      	add	r3, r2
 8001250:	b298      	uxth	r0, r3
 8001252:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	3307      	adds	r3, #7
 800125a:	3368      	adds	r3, #104	; 0x68
 800125c:	443b      	add	r3, r7
 800125e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001262:	b29b      	uxth	r3, r3
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b29a      	uxth	r2, r3
 8001268:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800126c:	3303      	adds	r3, #3
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	3368      	adds	r3, #104	; 0x68
 8001272:	443b      	add	r3, r7
 8001274:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4413      	add	r3, r2
 800127c:	b29b      	uxth	r3, r3
 800127e:	f897 4065 	ldrb.w	r4, [r7, #101]	; 0x65
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff f9e6 	bl	8000654 <getDifference>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	0063      	lsls	r3, r4, #1
 800128e:	3368      	adds	r3, #104	; 0x68
 8001290:	443b      	add	r3, r7
 8001292:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 8001296:	e012      	b.n	80012be <ltc6811_openwire+0x36e>
			case 12:
				openwire[i] = ((pullup[29] << 8) + pullup[28]);
 8001298:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 800129c:	b29b      	uxth	r3, r3
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b299      	uxth	r1, r3
 80012a2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012ac:	440a      	add	r2, r1
 80012ae:	b292      	uxth	r2, r2
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	3368      	adds	r3, #104	; 0x68
 80012b4:	443b      	add	r3, r7
 80012b6:	f823 2c64 	strh.w	r2, [r3, #-100]
				break;
 80012ba:	e000      	b.n	80012be <ltc6811_openwire+0x36e>
			default:
				break;
 80012bc:	bf00      	nop
	for (uint8_t i = 0; i < 13; i++)
 80012be:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012c2:	3301      	adds	r3, #1
 80012c4:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 80012c8:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012cc:	2b0c      	cmp	r3, #12
 80012ce:	f67f aecd 	bls.w	800106c <ltc6811_openwire+0x11c>
		}
	}

	// Schleife zum Pruefen der Daten
	for (uint8_t i = 1; i < 12; i++)
 80012d2:	2301      	movs	r3, #1
 80012d4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 80012d8:	e01a      	b.n	8001310 <ltc6811_openwire+0x3c0>
	{
		// Vergleiche Messdaten mit Threshold
		if (openwire[i] > OPENWIRE_THRESHOLD)
 80012da:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	3368      	adds	r3, #104	; 0x68
 80012e2:	443b      	add	r3, r7
 80012e4:	f833 3c64 	ldrh.w	r3, [r3, #-100]
 80012e8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80012ec:	d90b      	bls.n	8001306 <ltc6811_openwire+0x3b6>
		{
			cell[0] |= (1 << i);											// Wenn Threshold ueberschritten, Offene Leitung
 80012ee:	8c3b      	ldrh	r3, [r7, #32]
 80012f0:	b21a      	sxth	r2, r3
 80012f2:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80012f6:	2101      	movs	r1, #1
 80012f8:	fa01 f303 	lsl.w	r3, r1, r3
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	4313      	orrs	r3, r2
 8001300:	b21b      	sxth	r3, r3
 8001302:	b29b      	uxth	r3, r3
 8001304:	843b      	strh	r3, [r7, #32]
	for (uint8_t i = 1; i < 12; i++)
 8001306:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800130a:	3301      	adds	r3, #1
 800130c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 8001310:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001314:	2b0b      	cmp	r3, #11
 8001316:	d9e0      	bls.n	80012da <ltc6811_openwire+0x38a>
		}
	}

	// Offene Leitung erste Zelle messen
	if (openwire[0] == 0)
 8001318:	88bb      	ldrh	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d104      	bne.n	8001328 <ltc6811_openwire+0x3d8>
	{
		cell[0] |= (1 << 0);												// Unterste Leitung Offen
 800131e:	8c3b      	ldrh	r3, [r7, #32]
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	b29b      	uxth	r3, r3
 8001326:	843b      	strh	r3, [r7, #32]
	}

	// Offene Leitung letzte Zelle messen
	if (openwire[12] == 0)
 8001328:	8bbb      	ldrh	r3, [r7, #28]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d104      	bne.n	8001338 <ltc6811_openwire+0x3e8>
	{
		cell[0] |= (1 << 12);												// Oberste Leitung offen
 800132e:	8c3b      	ldrh	r3, [r7, #32]
 8001330:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001334:	b29b      	uxth	r3, r3
 8001336:	843b      	strh	r3, [r7, #32]
	}

	// Wenn offene Leitung vorhanden
	if (cell[0] != 0)
 8001338:	8c3b      	ldrh	r3, [r7, #32]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <ltc6811_openwire+0x3f2>
	{
		return 1;															// Open Wire nicht OK
 800133e:	2301      	movs	r3, #1
 8001340:	e000      	b.n	8001344 <ltc6811_openwire+0x3f4>
	}

	return 0;																// Open Wire OK
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	376c      	adds	r7, #108	; 0x6c
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}

0800134c <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t\t\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t\t\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 8001352:	2115      	movs	r1, #21
 8001354:	483b      	ldr	r0, [pc, #236]	; (8001444 <collectHardwareInfo+0xf8>)
 8001356:	f7ff f915 	bl	8000584 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 800135a:	f002 fabf 	bl	80038dc <HAL_GetDEVID>
 800135e:	4603      	mov	r3, r0
 8001360:	210a      	movs	r1, #10
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f922 	bl	80005ac <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8001368:	2117      	movs	r1, #23
 800136a:	4837      	ldr	r0, [pc, #220]	; (8001448 <collectHardwareInfo+0xfc>)
 800136c:	f7ff f90a 	bl	8000584 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 8001370:	f002 faa8 	bl	80038c4 <HAL_GetREVID>
 8001374:	4603      	mov	r3, r0
 8001376:	f242 0201 	movw	r2, #8193	; 0x2001
 800137a:	4293      	cmp	r3, r2
 800137c:	d016      	beq.n	80013ac <collectHardwareInfo+0x60>
 800137e:	f242 0201 	movw	r2, #8193	; 0x2001
 8001382:	4293      	cmp	r3, r2
 8001384:	d817      	bhi.n	80013b6 <collectHardwareInfo+0x6a>
 8001386:	f241 0201 	movw	r2, #4097	; 0x1001
 800138a:	4293      	cmp	r3, r2
 800138c:	d004      	beq.n	8001398 <collectHardwareInfo+0x4c>
 800138e:	f241 0203 	movw	r2, #4099	; 0x1003
 8001392:	4293      	cmp	r3, r2
 8001394:	d005      	beq.n	80013a2 <collectHardwareInfo+0x56>
 8001396:	e00e      	b.n	80013b6 <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8001398:	2101      	movs	r1, #1
 800139a:	482c      	ldr	r0, [pc, #176]	; (800144c <collectHardwareInfo+0x100>)
 800139c:	f7ff f8f2 	bl	8000584 <uartTransmit>
			break;
 80013a0:	e011      	b.n	80013c6 <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 80013a2:	2101      	movs	r1, #1
 80013a4:	482a      	ldr	r0, [pc, #168]	; (8001450 <collectHardwareInfo+0x104>)
 80013a6:	f7ff f8ed 	bl	8000584 <uartTransmit>
			break;
 80013aa:	e00c      	b.n	80013c6 <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 80013ac:	2101      	movs	r1, #1
 80013ae:	4829      	ldr	r0, [pc, #164]	; (8001454 <collectHardwareInfo+0x108>)
 80013b0:	f7ff f8e8 	bl	8000584 <uartTransmit>
			break;
 80013b4:	e007      	b.n	80013c6 <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 80013b6:	f002 fa85 	bl	80038c4 <HAL_GetREVID>
 80013ba:	4603      	mov	r3, r0
 80013bc:	210a      	movs	r1, #10
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f8f4 	bl	80005ac <uartTransmitNumber>
			break;
 80013c4:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 80013c6:	2115      	movs	r1, #21
 80013c8:	4823      	ldr	r0, [pc, #140]	; (8001458 <collectHardwareInfo+0x10c>)
 80013ca:	f7ff f8db 	bl	8000584 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 80013ce:	f003 ff53 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 80013d2:	6078      	str	r0, [r7, #4]
		frequency = frequency / 1000000;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a21      	ldr	r2, [pc, #132]	; (800145c <collectHardwareInfo+0x110>)
 80013d8:	fba2 2303 	umull	r2, r3, r2, r3
 80013dc:	0c9b      	lsrs	r3, r3, #18
 80013de:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 80013e0:	210a      	movs	r1, #10
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff f8e2 	bl	80005ac <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 80013e8:	2104      	movs	r1, #4
 80013ea:	481d      	ldr	r0, [pc, #116]	; (8001460 <collectHardwareInfo+0x114>)
 80013ec:	f7ff f8ca 	bl	8000584 <uartTransmit>


	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 80013f0:	2111      	movs	r1, #17
 80013f2:	481c      	ldr	r0, [pc, #112]	; (8001464 <collectHardwareInfo+0x118>)
 80013f4:	f7ff f8c6 	bl	8000584 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 80013f8:	f002 fa7e 	bl	80038f8 <HAL_GetUIDw0>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2110      	movs	r1, #16
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f8d3 	bl	80005ac <uartTransmitNumber>

	uartTransmit(" ", 1);
 8001406:	2101      	movs	r1, #1
 8001408:	4817      	ldr	r0, [pc, #92]	; (8001468 <collectHardwareInfo+0x11c>)
 800140a:	f7ff f8bb 	bl	8000584 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 800140e:	f002 fa7f 	bl	8003910 <HAL_GetUIDw1>
 8001412:	4603      	mov	r3, r0
 8001414:	2110      	movs	r1, #16
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f8c8 	bl	80005ac <uartTransmitNumber>

	uartTransmit(" ", 1);
 800141c:	2101      	movs	r1, #1
 800141e:	4812      	ldr	r0, [pc, #72]	; (8001468 <collectHardwareInfo+0x11c>)
 8001420:	f7ff f8b0 	bl	8000584 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8001424:	f002 fa80 	bl	8003928 <HAL_GetUIDw2>
 8001428:	4603      	mov	r3, r0
 800142a:	2110      	movs	r1, #16
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f8bd 	bl	80005ac <uartTransmitNumber>

	uartTransmit("\n", 1);
 8001432:	2101      	movs	r1, #1
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <collectHardwareInfo+0x120>)
 8001436:	f7ff f8a5 	bl	8000584 <uartTransmit>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	0800908c 	.word	0x0800908c
 8001448:	080090a4 	.word	0x080090a4
 800144c:	080090bc 	.word	0x080090bc
 8001450:	080090c0 	.word	0x080090c0
 8001454:	080090c4 	.word	0x080090c4
 8001458:	080090c8 	.word	0x080090c8
 800145c:	431bde83 	.word	0x431bde83
 8001460:	080090e0 	.word	0x080090e0
 8001464:	080090e8 	.word	0x080090e8
 8001468:	080090fc 	.word	0x080090fc
 800146c:	08009100 	.word	0x08009100

08001470 <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t\t\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8001474:	2114      	movs	r1, #20
 8001476:	4824      	ldr	r0, [pc, #144]	; (8001508 <collectMiddlewareInfo+0x98>)
 8001478:	f7ff f884 	bl	8000584 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 800147c:	210a      	movs	r1, #10
 800147e:	2005      	movs	r0, #5
 8001480:	f7ff f894 	bl	80005ac <uartTransmitNumber>
	uartTransmit(".", 1);
 8001484:	2101      	movs	r1, #1
 8001486:	4821      	ldr	r0, [pc, #132]	; (800150c <collectMiddlewareInfo+0x9c>)
 8001488:	f7ff f87c 	bl	8000584 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 800148c:	210a      	movs	r1, #10
 800148e:	2001      	movs	r0, #1
 8001490:	f7ff f88c 	bl	80005ac <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8001494:	2112      	movs	r1, #18
 8001496:	481e      	ldr	r0, [pc, #120]	; (8001510 <collectMiddlewareInfo+0xa0>)
 8001498:	f7ff f874 	bl	8000584 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 800149c:	f002 fa08 	bl	80038b0 <HAL_GetHalVersion>
 80014a0:	4603      	mov	r3, r0
 80014a2:	0e1b      	lsrs	r3, r3, #24
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	210a      	movs	r1, #10
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f87f 	bl	80005ac <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80014ae:	2101      	movs	r1, #1
 80014b0:	4816      	ldr	r0, [pc, #88]	; (800150c <collectMiddlewareInfo+0x9c>)
 80014b2:	f7ff f867 	bl	8000584 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 80014b6:	f002 f9fb 	bl	80038b0 <HAL_GetHalVersion>
 80014ba:	4603      	mov	r3, r0
 80014bc:	0c1b      	lsrs	r3, r3, #16
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	210a      	movs	r1, #10
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f872 	bl	80005ac <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80014c8:	2101      	movs	r1, #1
 80014ca:	4810      	ldr	r0, [pc, #64]	; (800150c <collectMiddlewareInfo+0x9c>)
 80014cc:	f7ff f85a 	bl	8000584 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 80014d0:	f002 f9ee 	bl	80038b0 <HAL_GetHalVersion>
 80014d4:	4603      	mov	r3, r0
 80014d6:	0a1b      	lsrs	r3, r3, #8
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	210a      	movs	r1, #10
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f865 	bl	80005ac <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80014e2:	2101      	movs	r1, #1
 80014e4:	4809      	ldr	r0, [pc, #36]	; (800150c <collectMiddlewareInfo+0x9c>)
 80014e6:	f7ff f84d 	bl	8000584 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 80014ea:	f002 f9e1 	bl	80038b0 <HAL_GetHalVersion>
 80014ee:	4603      	mov	r3, r0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	210a      	movs	r1, #10
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f859 	bl	80005ac <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 80014fa:	2101      	movs	r1, #1
 80014fc:	4805      	ldr	r0, [pc, #20]	; (8001514 <collectMiddlewareInfo+0xa4>)
 80014fe:	f7ff f841 	bl	8000584 <uartTransmit>
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	08009104 	.word	0x08009104
 800150c:	08009118 	.word	0x08009118
 8001510:	0800911c 	.word	0x0800911c
 8001514:	08009100 	.word	0x08009100

08001518 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 800151c:	2111      	movs	r1, #17
 800151e:	4826      	ldr	r0, [pc, #152]	; (80015b8 <collectSoftwareInfo+0xa0>)
 8001520:	f7ff f830 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8001524:	2108      	movs	r1, #8
 8001526:	4825      	ldr	r0, [pc, #148]	; (80015bc <collectSoftwareInfo+0xa4>)
 8001528:	f7ff f82c 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 800152c:	2111      	movs	r1, #17
 800152e:	4824      	ldr	r0, [pc, #144]	; (80015c0 <collectSoftwareInfo+0xa8>)
 8001530:	f7ff f828 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8001534:	2108      	movs	r1, #8
 8001536:	4823      	ldr	r0, [pc, #140]	; (80015c4 <collectSoftwareInfo+0xac>)
 8001538:	f7ff f824 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 800153c:	210f      	movs	r1, #15
 800153e:	4822      	ldr	r0, [pc, #136]	; (80015c8 <collectSoftwareInfo+0xb0>)
 8001540:	f7ff f820 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 8001544:	2129      	movs	r1, #41	; 0x29
 8001546:	4821      	ldr	r0, [pc, #132]	; (80015cc <collectSoftwareInfo+0xb4>)
 8001548:	f7ff f81c 	bl	8000584 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 800154c:	2101      	movs	r1, #1
 800154e:	4820      	ldr	r0, [pc, #128]	; (80015d0 <collectSoftwareInfo+0xb8>)
 8001550:	f7ff f818 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8001554:	2116      	movs	r1, #22
 8001556:	481f      	ldr	r0, [pc, #124]	; (80015d4 <collectSoftwareInfo+0xbc>)
 8001558:	f7ff f814 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 800155c:	2105      	movs	r1, #5
 800155e:	481e      	ldr	r0, [pc, #120]	; (80015d8 <collectSoftwareInfo+0xc0>)
 8001560:	f7ff f810 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8001564:	2115      	movs	r1, #21
 8001566:	481d      	ldr	r0, [pc, #116]	; (80015dc <collectSoftwareInfo+0xc4>)
 8001568:	f7ff f80c 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 800156c:	2108      	movs	r1, #8
 800156e:	481c      	ldr	r0, [pc, #112]	; (80015e0 <collectSoftwareInfo+0xc8>)
 8001570:	f7ff f808 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 8001574:	2116      	movs	r1, #22
 8001576:	481b      	ldr	r0, [pc, #108]	; (80015e4 <collectSoftwareInfo+0xcc>)
 8001578:	f7ff f804 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 800157c:	2111      	movs	r1, #17
 800157e:	481a      	ldr	r0, [pc, #104]	; (80015e8 <collectSoftwareInfo+0xd0>)
 8001580:	f7ff f800 	bl	8000584 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8001584:	2101      	movs	r1, #1
 8001586:	4812      	ldr	r0, [pc, #72]	; (80015d0 <collectSoftwareInfo+0xb8>)
 8001588:	f7fe fffc 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 800158c:	2111      	movs	r1, #17
 800158e:	4817      	ldr	r0, [pc, #92]	; (80015ec <collectSoftwareInfo+0xd4>)
 8001590:	f7fe fff8 	bl	8000584 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 8001594:	210b      	movs	r1, #11
 8001596:	4816      	ldr	r0, [pc, #88]	; (80015f0 <collectSoftwareInfo+0xd8>)
 8001598:	f7fe fff4 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 800159c:	2111      	movs	r1, #17
 800159e:	4815      	ldr	r0, [pc, #84]	; (80015f4 <collectSoftwareInfo+0xdc>)
 80015a0:	f7fe fff0 	bl	8000584 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 80015a4:	2109      	movs	r1, #9
 80015a6:	4814      	ldr	r0, [pc, #80]	; (80015f8 <collectSoftwareInfo+0xe0>)
 80015a8:	f7fe ffec 	bl	8000584 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80015ac:	2101      	movs	r1, #1
 80015ae:	4808      	ldr	r0, [pc, #32]	; (80015d0 <collectSoftwareInfo+0xb8>)
 80015b0:	f7fe ffe8 	bl	8000584 <uartTransmit>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	08009130 	.word	0x08009130
 80015bc:	08009144 	.word	0x08009144
 80015c0:	0800914c 	.word	0x0800914c
 80015c4:	08009160 	.word	0x08009160
 80015c8:	08009168 	.word	0x08009168
 80015cc:	08009178 	.word	0x08009178
 80015d0:	08009100 	.word	0x08009100
 80015d4:	080091a4 	.word	0x080091a4
 80015d8:	080091bc 	.word	0x080091bc
 80015dc:	080091c4 	.word	0x080091c4
 80015e0:	080091dc 	.word	0x080091dc
 80015e4:	080091e4 	.word	0x080091e4
 80015e8:	080091fc 	.word	0x080091fc
 80015ec:	08009210 	.word	0x08009210
 80015f0:	08009224 	.word	0x08009224
 80015f4:	08009230 	.word	0x08009230
 80015f8:	08009244 	.word	0x08009244

080015fc <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 8001600:	2115      	movs	r1, #21
 8001602:	4814      	ldr	r0, [pc, #80]	; (8001654 <collectGitcounts+0x58>)
 8001604:	f7fe ffbe 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8001608:	2103      	movs	r1, #3
 800160a:	4813      	ldr	r0, [pc, #76]	; (8001658 <collectGitcounts+0x5c>)
 800160c:	f7fe ffba 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 8001610:	2117      	movs	r1, #23
 8001612:	4812      	ldr	r0, [pc, #72]	; (800165c <collectGitcounts+0x60>)
 8001614:	f7fe ffb6 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8001618:	2103      	movs	r1, #3
 800161a:	4811      	ldr	r0, [pc, #68]	; (8001660 <collectGitcounts+0x64>)
 800161c:	f7fe ffb2 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 8001620:	211c      	movs	r1, #28
 8001622:	4810      	ldr	r0, [pc, #64]	; (8001664 <collectGitcounts+0x68>)
 8001624:	f7fe ffae 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8001628:	2103      	movs	r1, #3
 800162a:	480f      	ldr	r0, [pc, #60]	; (8001668 <collectGitcounts+0x6c>)
 800162c:	f7fe ffaa 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8001630:	2116      	movs	r1, #22
 8001632:	480e      	ldr	r0, [pc, #56]	; (800166c <collectGitcounts+0x70>)
 8001634:	f7fe ffa6 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8001638:	2102      	movs	r1, #2
 800163a:	480d      	ldr	r0, [pc, #52]	; (8001670 <collectGitcounts+0x74>)
 800163c:	f7fe ffa2 	bl	8000584 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8001640:	2115      	movs	r1, #21
 8001642:	480c      	ldr	r0, [pc, #48]	; (8001674 <collectGitcounts+0x78>)
 8001644:	f7fe ff9e 	bl	8000584 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8001648:	2102      	movs	r1, #2
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <collectGitcounts+0x7c>)
 800164c:	f7fe ff9a 	bl	8000584 <uartTransmit>
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	08009250 	.word	0x08009250
 8001658:	08009268 	.word	0x08009268
 800165c:	0800926c 	.word	0x0800926c
 8001660:	08009284 	.word	0x08009284
 8001664:	08009288 	.word	0x08009288
 8001668:	080092a4 	.word	0x080092a4
 800166c:	080091a4 	.word	0x080091a4
 8001670:	080092a8 	.word	0x080092a8
 8001674:	080091c4 	.word	0x080091c4
 8001678:	080092ac 	.word	0x080092ac

0800167c <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8001680:	2111      	movs	r1, #17
 8001682:	480e      	ldr	r0, [pc, #56]	; (80016bc <collectSystemInfo+0x40>)
 8001684:	f7fe ff7e 	bl	8000584 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8001688:	f7ff fe60 	bl	800134c <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 800168c:	2111      	movs	r1, #17
 800168e:	480c      	ldr	r0, [pc, #48]	; (80016c0 <collectSystemInfo+0x44>)
 8001690:	f7fe ff78 	bl	8000584 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8001694:	f7ff ff40 	bl	8001518 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8001698:	2113      	movs	r1, #19
 800169a:	480a      	ldr	r0, [pc, #40]	; (80016c4 <collectSystemInfo+0x48>)
 800169c:	f7fe ff72 	bl	8000584 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 80016a0:	f7ff fee6 	bl	8001470 <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 80016a4:	2113      	movs	r1, #19
 80016a6:	4808      	ldr	r0, [pc, #32]	; (80016c8 <collectSystemInfo+0x4c>)
 80016a8:	f7fe ff6c 	bl	8000584 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 80016ac:	f7ff ffa6 	bl	80015fc <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 80016b0:	2103      	movs	r1, #3
 80016b2:	4806      	ldr	r0, [pc, #24]	; (80016cc <collectSystemInfo+0x50>)
 80016b4:	f7fe ff66 	bl	8000584 <uartTransmit>
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	080092b0 	.word	0x080092b0
 80016c0:	080092c4 	.word	0x080092c4
 80016c4:	080092d8 	.word	0x080092d8
 80016c8:	080092ec 	.word	0x080092ec
 80016cc:	08009300 	.word	0x08009300

080016d0 <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 80016da:	4b25      	ldr	r3, [pc, #148]	; (8001770 <readResetSource+0xa0>)
 80016dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d002      	beq.n	80016ec <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	3301      	adds	r3, #1
 80016ea:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 80016ec:	4b20      	ldr	r3, [pc, #128]	; (8001770 <readResetSource+0xa0>)
 80016ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016f0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	3302      	adds	r3, #2
 80016fc:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <readResetSource+0xa0>)
 8001700:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001702:	2b00      	cmp	r3, #0
 8001704:	da02      	bge.n	800170c <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	3304      	adds	r3, #4
 800170a:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 800170c:	4b18      	ldr	r3, [pc, #96]	; (8001770 <readResetSource+0xa0>)
 800170e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d002      	beq.n	800171e <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	3308      	adds	r3, #8
 800171c:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <readResetSource+0xa0>)
 8001720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001722:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d002      	beq.n	8001730 <readResetSource+0x60>
	{
		reset_flags += PORST1;
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	3310      	adds	r3, #16
 800172e:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <readResetSource+0xa0>)
 8001732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	3320      	adds	r3, #32
 8001740:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <readResetSource+0xa0>)
 8001744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001746:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	3340      	adds	r3, #64	; 0x40
 8001752:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <readResetSource+0xa0>)
 8001756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001758:	4a05      	ldr	r2, [pc, #20]	; (8001770 <readResetSource+0xa0>)
 800175a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800175e:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 8001760:	79fb      	ldrb	r3, [r7, #7]
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800

08001774 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 800177e:	2106      	movs	r1, #6
 8001780:	482a      	ldr	r0, [pc, #168]	; (800182c <printResetSource+0xb8>)
 8001782:	f7fe feff 	bl	8000584 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d104      	bne.n	8001796 <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 800178c:	210f      	movs	r1, #15
 800178e:	4828      	ldr	r0, [pc, #160]	; (8001830 <printResetSource+0xbc>)
 8001790:	f7fe fef8 	bl	8000584 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8001794:	e046      	b.n	8001824 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 80017a0:	2118      	movs	r1, #24
 80017a2:	4824      	ldr	r0, [pc, #144]	; (8001834 <printResetSource+0xc0>)
 80017a4:	f7fe feee 	bl	8000584 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 80017b2:	2116      	movs	r1, #22
 80017b4:	4820      	ldr	r0, [pc, #128]	; (8001838 <printResetSource+0xc4>)
 80017b6:	f7fe fee5 	bl	8000584 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 80017c4:	210a      	movs	r1, #10
 80017c6:	481d      	ldr	r0, [pc, #116]	; (800183c <printResetSource+0xc8>)
 80017c8:	f7fe fedc 	bl	8000584 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 80017d6:	2110      	movs	r1, #16
 80017d8:	4819      	ldr	r0, [pc, #100]	; (8001840 <printResetSource+0xcc>)
 80017da:	f7fe fed3 	bl	8000584 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 0310 	and.w	r3, r3, #16
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 80017e8:	210f      	movs	r1, #15
 80017ea:	4816      	ldr	r0, [pc, #88]	; (8001844 <printResetSource+0xd0>)
 80017ec:	f7fe feca 	bl	8000584 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	f003 0320 	and.w	r3, r3, #32
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 80017fa:	210f      	movs	r1, #15
 80017fc:	4812      	ldr	r0, [pc, #72]	; (8001848 <printResetSource+0xd4>)
 80017fe:	f7fe fec1 	bl	8000584 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001808:	2b00      	cmp	r3, #0
 800180a:	d003      	beq.n	8001814 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 800180c:	210a      	movs	r1, #10
 800180e:	480f      	ldr	r0, [pc, #60]	; (800184c <printResetSource+0xd8>)
 8001810:	f7fe feb8 	bl	8000584 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	da03      	bge.n	8001824 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 800181c:	2105      	movs	r1, #5
 800181e:	480c      	ldr	r0, [pc, #48]	; (8001850 <printResetSource+0xdc>)
 8001820:	f7fe feb0 	bl	8000584 <uartTransmit>
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	08009304 	.word	0x08009304
 8001830:	0800930c 	.word	0x0800930c
 8001834:	0800931c 	.word	0x0800931c
 8001838:	08009338 	.word	0x08009338
 800183c:	08009350 	.word	0x08009350
 8001840:	0800935c 	.word	0x0800935c
 8001844:	08009370 	.word	0x08009370
 8001848:	08009380 	.word	0x08009380
 800184c:	08009390 	.word	0x08009390
 8001850:	0800939c 	.word	0x0800939c

08001854 <hal_error>:
//----------------------------------------------------------------------

// Hal Error auswerten und ausgeben
//----------------------------------------------------------------------
void hal_error(uint8_t status)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (status == HAL_OK) {													// HAL OK
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d104      	bne.n	800186e <hal_error+0x1a>
		uartTransmit("HAL OK\n", 7);
 8001864:	2107      	movs	r1, #7
 8001866:	480f      	ldr	r0, [pc, #60]	; (80018a4 <hal_error+0x50>)
 8001868:	f7fe fe8c 	bl	8000584 <uartTransmit>
	}
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
		uartTransmit("HAL TIMEOUT\n", 12);
	}
#endif
}
 800186c:	e016      	b.n	800189c <hal_error+0x48>
	else if (status == HAL_ERROR) {											// HAL Error
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d104      	bne.n	800187e <hal_error+0x2a>
		uartTransmit("HAL ERROR\n", 10);
 8001874:	210a      	movs	r1, #10
 8001876:	480c      	ldr	r0, [pc, #48]	; (80018a8 <hal_error+0x54>)
 8001878:	f7fe fe84 	bl	8000584 <uartTransmit>
}
 800187c:	e00e      	b.n	800189c <hal_error+0x48>
	else if (status == HAL_BUSY) {											// HAL Beschaeftigt
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d104      	bne.n	800188e <hal_error+0x3a>
		uartTransmit("HAL BUSY\n", 9);
 8001884:	2109      	movs	r1, #9
 8001886:	4809      	ldr	r0, [pc, #36]	; (80018ac <hal_error+0x58>)
 8001888:	f7fe fe7c 	bl	8000584 <uartTransmit>
}
 800188c:	e006      	b.n	800189c <hal_error+0x48>
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d103      	bne.n	800189c <hal_error+0x48>
		uartTransmit("HAL TIMEOUT\n", 12);
 8001894:	210c      	movs	r1, #12
 8001896:	4806      	ldr	r0, [pc, #24]	; (80018b0 <hal_error+0x5c>)
 8001898:	f7fe fe74 	bl	8000584 <uartTransmit>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	080093a4 	.word	0x080093a4
 80018a8:	080093ac 	.word	0x080093ac
 80018ac:	080093b8 	.word	0x080093b8
 80018b0:	080093c4 	.word	0x080093c4

080018b4 <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	// Systemeingaenge einlesen
	system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);						// Eingang IMD PWM
 80018b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018bc:	4850      	ldr	r0, [pc, #320]	; (8001a00 <readall_inputs+0x14c>)
 80018be:	f003 f8bf 	bl	8004a40 <HAL_GPIO_ReadPin>
 80018c2:	4603      	mov	r3, r0
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	b2d9      	uxtb	r1, r3
 80018ca:	4a4e      	ldr	r2, [pc, #312]	; (8001a04 <readall_inputs+0x150>)
 80018cc:	7813      	ldrb	r3, [r2, #0]
 80018ce:	f361 03c3 	bfi	r3, r1, #3, #1
 80018d2:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 80018d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018d8:	484b      	ldr	r0, [pc, #300]	; (8001a08 <readall_inputs+0x154>)
 80018da:	f003 f8b1 	bl	8004a40 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	b2d9      	uxtb	r1, r3
 80018e6:	4a47      	ldr	r2, [pc, #284]	; (8001a04 <readall_inputs+0x150>)
 80018e8:	7813      	ldrb	r3, [r2, #0]
 80018ea:	f361 1345 	bfi	r3, r1, #5, #1
 80018ee:	7013      	strb	r3, [r2, #0]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 80018f0:	2101      	movs	r1, #1
 80018f2:	4846      	ldr	r0, [pc, #280]	; (8001a0c <readall_inputs+0x158>)
 80018f4:	f003 f8a4 	bl	8004a40 <HAL_GPIO_ReadPin>
 80018f8:	4603      	mov	r3, r0
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	b2d9      	uxtb	r1, r3
 8001900:	4a40      	ldr	r2, [pc, #256]	; (8001a04 <readall_inputs+0x150>)
 8001902:	7813      	ldrb	r3, [r2, #0]
 8001904:	f361 1386 	bfi	r3, r1, #6, #1
 8001908:	7013      	strb	r3, [r2, #0]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 800190a:	2104      	movs	r1, #4
 800190c:	483f      	ldr	r0, [pc, #252]	; (8001a0c <readall_inputs+0x158>)
 800190e:	f003 f897 	bl	8004a40 <HAL_GPIO_ReadPin>
 8001912:	4603      	mov	r3, r0
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	b2d9      	uxtb	r1, r3
 800191a:	4a3a      	ldr	r2, [pc, #232]	; (8001a04 <readall_inputs+0x150>)
 800191c:	7813      	ldrb	r3, [r2, #0]
 800191e:	f361 13c7 	bfi	r3, r1, #7, #1
 8001922:	7013      	strb	r3, [r2, #0]

	// SDC-Eingaenge einlesen
	sdc_in.IMD_OK_IN = HAL_GPIO_ReadPin(IMD_OK_IN_GPIO_Port, IMD_OK_IN_Pin);					// IMD OK, Akku
 8001924:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001928:	4835      	ldr	r0, [pc, #212]	; (8001a00 <readall_inputs+0x14c>)
 800192a:	f003 f889 	bl	8004a40 <HAL_GPIO_ReadPin>
 800192e:	4603      	mov	r3, r0
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	b2d9      	uxtb	r1, r3
 8001936:	4a36      	ldr	r2, [pc, #216]	; (8001a10 <readall_inputs+0x15c>)
 8001938:	7813      	ldrb	r3, [r2, #0]
 800193a:	f361 0300 	bfi	r3, r1, #0, #1
 800193e:	7013      	strb	r3, [r2, #0]
	sdc_in.HVIL = HAL_GPIO_ReadPin(SENSE_SDC_HVIL_GPIO_Port, SENSE_SDC_HVIL_Pin);				// Shutdown-Circuit HVIL, OK
 8001940:	2108      	movs	r1, #8
 8001942:	482f      	ldr	r0, [pc, #188]	; (8001a00 <readall_inputs+0x14c>)
 8001944:	f003 f87c 	bl	8004a40 <HAL_GPIO_ReadPin>
 8001948:	4603      	mov	r3, r0
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	b2d9      	uxtb	r1, r3
 8001950:	4a2f      	ldr	r2, [pc, #188]	; (8001a10 <readall_inputs+0x15c>)
 8001952:	7813      	ldrb	r3, [r2, #0]
 8001954:	f361 0341 	bfi	r3, r1, #1, #1
 8001958:	7013      	strb	r3, [r2, #0]
	sdc_in.MotorSDC = HAL_GPIO_ReadPin(SENSE_SDC_MOTOR_GPIO_Port, SENSE_SDC_MOTOR_Pin);			// Shutdown-Circuit Akku, OK
 800195a:	2120      	movs	r1, #32
 800195c:	4828      	ldr	r0, [pc, #160]	; (8001a00 <readall_inputs+0x14c>)
 800195e:	f003 f86f 	bl	8004a40 <HAL_GPIO_ReadPin>
 8001962:	4603      	mov	r3, r0
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	b2d9      	uxtb	r1, r3
 800196a:	4a29      	ldr	r2, [pc, #164]	; (8001a10 <readall_inputs+0x15c>)
 800196c:	7813      	ldrb	r3, [r2, #0]
 800196e:	f361 0382 	bfi	r3, r1, #2, #1
 8001972:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 8001974:	2110      	movs	r1, #16
 8001976:	4822      	ldr	r0, [pc, #136]	; (8001a00 <readall_inputs+0x14c>)
 8001978:	f003 f862 	bl	8004a40 <HAL_GPIO_ReadPin>
 800197c:	4603      	mov	r3, r0
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	b2d9      	uxtb	r1, r3
 8001984:	4a22      	ldr	r2, [pc, #136]	; (8001a10 <readall_inputs+0x15c>)
 8001986:	7813      	ldrb	r3, [r2, #0]
 8001988:	f361 03c3 	bfi	r3, r1, #3, #1
 800198c:	7013      	strb	r3, [r2, #0]
	sdc_in.PrechargeIn = HAL_GPIO_ReadPin(PRECHARGE_IN_GPIO_Port, PRECHARGE_IN_Pin);			// Eingang Precharge abgeschlossen
 800198e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001992:	4820      	ldr	r0, [pc, #128]	; (8001a14 <readall_inputs+0x160>)
 8001994:	f003 f854 	bl	8004a40 <HAL_GPIO_ReadPin>
 8001998:	4603      	mov	r3, r0
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	b2d9      	uxtb	r1, r3
 80019a0:	4a1b      	ldr	r2, [pc, #108]	; (8001a10 <readall_inputs+0x15c>)
 80019a2:	7813      	ldrb	r3, [r2, #0]
 80019a4:	f361 1304 	bfi	r3, r1, #4, #1
 80019a8:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.OVC = HAL_GPIO_ReadPin(OVC_SENSE_GPIO_Port, OVC_SENSE_Pin);						// Eingang Overcurrent erkannt
 80019aa:	2104      	movs	r1, #4
 80019ac:	4819      	ldr	r0, [pc, #100]	; (8001a14 <readall_inputs+0x160>)
 80019ae:	f003 f847 	bl	8004a40 <HAL_GPIO_ReadPin>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	b2d9      	uxtb	r1, r3
 80019ba:	4a17      	ldr	r2, [pc, #92]	; (8001a18 <readall_inputs+0x164>)
 80019bc:	7813      	ldrb	r3, [r2, #0]
 80019be:	f361 0300 	bfi	r3, r1, #0, #1
 80019c2:	7013      	strb	r3, [r2, #0]
	komfort_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 80019c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c8:	4810      	ldr	r0, [pc, #64]	; (8001a0c <readall_inputs+0x158>)
 80019ca:	f003 f839 	bl	8004a40 <HAL_GPIO_ReadPin>
 80019ce:	4603      	mov	r3, r0
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	b2d9      	uxtb	r1, r3
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <readall_inputs+0x164>)
 80019d8:	7813      	ldrb	r3, [r2, #0]
 80019da:	f361 0341 	bfi	r3, r1, #1, #1
 80019de:	7013      	strb	r3, [r2, #0]
	komfort_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 80019e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019e4:	4809      	ldr	r0, [pc, #36]	; (8001a0c <readall_inputs+0x158>)
 80019e6:	f003 f82b 	bl	8004a40 <HAL_GPIO_ReadPin>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	b2d9      	uxtb	r1, r3
 80019f2:	4a09      	ldr	r2, [pc, #36]	; (8001a18 <readall_inputs+0x164>)
 80019f4:	7813      	ldrb	r3, [r2, #0]
 80019f6:	f361 0382 	bfi	r3, r1, #2, #1
 80019fa:	7013      	strb	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40021000 	.word	0x40021000
 8001a04:	20000030 	.word	0x20000030
 8001a08:	40020c00 	.word	0x40020c00
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	20000034 	.word	0x20000034
 8001a14:	40021400 	.word	0x40021400
 8001a18:	20000038 	.word	0x20000038

08001a1c <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Blaue LED Platine setzen
 8001a20:	2201      	movs	r2, #1
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	481b      	ldr	r0, [pc, #108]	; (8001a94 <testPCB_Leds+0x78>)
 8001a26:	f003 f823 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001a2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a2e:	f001 ff1b 	bl	8003868 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Blaue LED Platine zuruecksetzen
 8001a32:	2200      	movs	r2, #0
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	4817      	ldr	r0, [pc, #92]	; (8001a94 <testPCB_Leds+0x78>)
 8001a38:	f003 f81a 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001a3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a40:	f001 ff12 	bl	8003868 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Gruene LED Platine setzen
 8001a44:	2201      	movs	r2, #1
 8001a46:	2104      	movs	r1, #4
 8001a48:	4812      	ldr	r0, [pc, #72]	; (8001a94 <testPCB_Leds+0x78>)
 8001a4a:	f003 f811 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001a4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a52:	f001 ff09 	bl	8003868 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Gruene LED Platine zuruecksetzen
 8001a56:	2200      	movs	r2, #0
 8001a58:	2104      	movs	r1, #4
 8001a5a:	480e      	ldr	r0, [pc, #56]	; (8001a94 <testPCB_Leds+0x78>)
 8001a5c:	f003 f808 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001a60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a64:	f001 ff00 	bl	8003868 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Rote LED Platine setzen
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a6e:	4809      	ldr	r0, [pc, #36]	; (8001a94 <testPCB_Leds+0x78>)
 8001a70:	f002 fffe 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001a74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a78:	f001 fef6 	bl	8003868 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Rote LED Platine zuruecksetzen
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a82:	4804      	ldr	r0, [pc, #16]	; (8001a94 <testPCB_Leds+0x78>)
 8001a84:	f002 fff4 	bl	8004a70 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001a88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a8c:	f001 feec 	bl	8003868 <HAL_Delay>
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40020400 	.word	0x40020400

08001a98 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001aaa:	4b44      	ldr	r3, [pc, #272]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001aac:	4a44      	ldr	r2, [pc, #272]	; (8001bc0 <MX_ADC1_Init+0x128>)
 8001aae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ab0:	4b42      	ldr	r3, [pc, #264]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ab2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ab6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ab8:	4b40      	ldr	r3, [pc, #256]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001abe:	4b3f      	ldr	r3, [pc, #252]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ac4:	4b3d      	ldr	r3, [pc, #244]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001aca:	4b3c      	ldr	r3, [pc, #240]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad2:	4b3a      	ldr	r3, [pc, #232]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ad8:	4b38      	ldr	r3, [pc, #224]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ada:	4a3a      	ldr	r2, [pc, #232]	; (8001bc4 <MX_ADC1_Init+0x12c>)
 8001adc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ade:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001ae4:	4b35      	ldr	r3, [pc, #212]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ae6:	2206      	movs	r2, #6
 8001ae8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aea:	4b34      	ldr	r3, [pc, #208]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af2:	4b32      	ldr	r3, [pc, #200]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001af8:	4830      	ldr	r0, [pc, #192]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001afa:	f001 ff21 	bl	8003940 <HAL_ADC_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b04:	f001 f9dc 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001b08:	2307      	movs	r3, #7
 8001b0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001b10:	2301      	movs	r3, #1
 8001b12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b14:	463b      	mov	r3, r7
 8001b16:	4619      	mov	r1, r3
 8001b18:	4828      	ldr	r0, [pc, #160]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001b1a:	f001 ff55 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b24:	f001 f9cc 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b30:	463b      	mov	r3, r7
 8001b32:	4619      	mov	r1, r3
 8001b34:	4821      	ldr	r0, [pc, #132]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001b36:	f001 ff47 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001b40:	f001 f9be 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b44:	2304      	movs	r3, #4
 8001b46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4619      	mov	r1, r3
 8001b50:	481a      	ldr	r0, [pc, #104]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001b52:	f001 ff39 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001b5c:	f001 f9b0 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b60:	2305      	movs	r3, #5
 8001b62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001b64:	2304      	movs	r3, #4
 8001b66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b68:	463b      	mov	r3, r7
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4813      	ldr	r0, [pc, #76]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001b6e:	f001 ff2b 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001b78:	f001 f9a2 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b7c:	2306      	movs	r3, #6
 8001b7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001b80:	2305      	movs	r3, #5
 8001b82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b84:	463b      	mov	r3, r7
 8001b86:	4619      	mov	r1, r3
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001b8a:	f001 ff1d 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001b94:	f001 f994 	bl	8002ec0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <MX_ADC1_Init+0x130>)
 8001b9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4805      	ldr	r0, [pc, #20]	; (8001bbc <MX_ADC1_Init+0x124>)
 8001ba6:	f001 ff0f 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001bb0:	f001 f986 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	2000004c 	.word	0x2000004c
 8001bc0:	40012000 	.word	0x40012000
 8001bc4:	0f000001 	.word	0x0f000001
 8001bc8:	10000012 	.word	0x10000012

08001bcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a15      	ldr	r2, [pc, #84]	; (8001c40 <HAL_ADC_MspInit+0x74>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d123      	bne.n	8001c36 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfa:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <HAL_ADC_MspInit+0x78>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = SENSE_TEMP1_Pin|SENSE_TEMP2_Pin|SENSE_TEMP3_Pin|SENSE_TEMP4_Pin
 8001c1e:	23f8      	movs	r3, #248	; 0xf8
 8001c20:	617b      	str	r3, [r7, #20]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c22:	2303      	movs	r3, #3
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	f107 0314 	add.w	r3, r7, #20
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4805      	ldr	r0, [pc, #20]	; (8001c48 <HAL_ADC_MspInit+0x7c>)
 8001c32:	f002 fd59 	bl	80046e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001c36:	bf00      	nop
 8001c38:	3728      	adds	r7, #40	; 0x28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40012000 	.word	0x40012000
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000

08001c4c <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c50:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c52:	4a18      	ldr	r2, [pc, #96]	; (8001cb4 <MX_CAN1_Init+0x68>)
 8001c54:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001c56:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c58:	2210      	movs	r2, #16
 8001c5a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c5c:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c62:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c6a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c6e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001c70:	4b0f      	ldr	r3, [pc, #60]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <MX_CAN1_Init+0x64>)
 8001c9c:	f002 f8e4 	bl	8003e68 <HAL_CAN_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001ca6:	f001 f90b 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000094 	.word	0x20000094
 8001cb4:	40006400 	.word	0x40006400

08001cb8 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8001cbc:	4b17      	ldr	r3, [pc, #92]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cbe:	4a18      	ldr	r2, [pc, #96]	; (8001d20 <MX_CAN3_Init+0x68>)
 8001cc0:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cc4:	2206      	movs	r2, #6
 8001cc6:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8001cc8:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001cce:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001cd4:	4b11      	ldr	r3, [pc, #68]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cd6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001cda:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cde:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ce2:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8001cf0:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8001cf6:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8001cfc:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8001d02:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8001d08:	4804      	ldr	r0, [pc, #16]	; (8001d1c <MX_CAN3_Init+0x64>)
 8001d0a:	f002 f8ad 	bl	8003e68 <HAL_CAN_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8001d14:	f001 f8d4 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	200000bc 	.word	0x200000bc
 8001d20:	40003400 	.word	0x40003400

08001d24 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08c      	sub	sp, #48	; 0x30
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 031c 	add.w	r3, r7, #28
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a2e      	ldr	r2, [pc, #184]	; (8001dfc <HAL_CAN_MspInit+0xd8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d128      	bne.n	8001d98 <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d46:	4b2e      	ldr	r3, [pc, #184]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	4a2d      	ldr	r2, [pc, #180]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d50:	6413      	str	r3, [r2, #64]	; 0x40
 8001d52:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d5e:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4a27      	ldr	r2, [pc, #156]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d64:	f043 0308 	orr.w	r3, r3, #8
 8001d68:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6a:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d76:	2303      	movs	r3, #3
 8001d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d82:	2303      	movs	r3, #3
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d86:	2309      	movs	r3, #9
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d8a:	f107 031c 	add.w	r3, r7, #28
 8001d8e:	4619      	mov	r1, r3
 8001d90:	481c      	ldr	r0, [pc, #112]	; (8001e04 <HAL_CAN_MspInit+0xe0>)
 8001d92:	f002 fca9 	bl	80046e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8001d96:	e02d      	b.n	8001df4 <HAL_CAN_MspInit+0xd0>
  else if(canHandle->Instance==CAN3)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a1a      	ldr	r2, [pc, #104]	; (8001e08 <HAL_CAN_MspInit+0xe4>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d128      	bne.n	8001df4 <HAL_CAN_MspInit+0xd0>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8001da2:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a16      	ldr	r2, [pc, #88]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001da8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a10      	ldr	r2, [pc, #64]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <HAL_CAN_MspInit+0xdc>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001dd2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001de4:	230b      	movs	r3, #11
 8001de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	f107 031c 	add.w	r3, r7, #28
 8001dec:	4619      	mov	r1, r3
 8001dee:	4807      	ldr	r0, [pc, #28]	; (8001e0c <HAL_CAN_MspInit+0xe8>)
 8001df0:	f002 fc7a 	bl	80046e8 <HAL_GPIO_Init>
}
 8001df4:	bf00      	nop
 8001df6:	3730      	adds	r7, #48	; 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40006400 	.word	0x40006400
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020c00 	.word	0x40020c00
 8001e08:	40003400 	.word	0x40003400
 8001e0c:	40020000 	.word	0x40020000

08001e10 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08e      	sub	sp, #56	; 0x38
 8001e14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e26:	4bb7      	ldr	r3, [pc, #732]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	4ab6      	ldr	r2, [pc, #728]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e2c:	f043 0310 	orr.w	r3, r3, #16
 8001e30:	6313      	str	r3, [r2, #48]	; 0x30
 8001e32:	4bb4      	ldr	r3, [pc, #720]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	623b      	str	r3, [r7, #32]
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3e:	4bb1      	ldr	r3, [pc, #708]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	4ab0      	ldr	r2, [pc, #704]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4a:	4bae      	ldr	r3, [pc, #696]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	61fb      	str	r3, [r7, #28]
 8001e54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e56:	4bab      	ldr	r3, [pc, #684]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	4aaa      	ldr	r2, [pc, #680]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e5c:	f043 0320 	orr.w	r3, r3, #32
 8001e60:	6313      	str	r3, [r2, #48]	; 0x30
 8001e62:	4ba8      	ldr	r3, [pc, #672]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	f003 0320 	and.w	r3, r3, #32
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e6e:	4ba5      	ldr	r3, [pc, #660]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	4aa4      	ldr	r2, [pc, #656]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e78:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7a:	4ba2      	ldr	r3, [pc, #648]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	4b9f      	ldr	r3, [pc, #636]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	4a9e      	ldr	r2, [pc, #632]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6313      	str	r3, [r2, #48]	; 0x30
 8001e92:	4b9c      	ldr	r3, [pc, #624]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9e:	4b99      	ldr	r3, [pc, #612]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a98      	ldr	r2, [pc, #608]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b96      	ldr	r3, [pc, #600]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001eb6:	4b93      	ldr	r3, [pc, #588]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a92      	ldr	r2, [pc, #584]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b90      	ldr	r3, [pc, #576]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eca:	60bb      	str	r3, [r7, #8]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ece:	4b8d      	ldr	r3, [pc, #564]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a8c      	ldr	r2, [pc, #560]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001ed4:	f043 0308 	orr.w	r3, r3, #8
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b8a      	ldr	r3, [pc, #552]	; (8002104 <MX_GPIO_Init+0x2f4>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f248 0187 	movw	r1, #32903	; 0x8087
 8001eec:	4886      	ldr	r0, [pc, #536]	; (8002108 <MX_GPIO_Init+0x2f8>)
 8001eee:	f002 fdbf 	bl	8004a70 <HAL_GPIO_WritePin>
                          |INLET_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ef8:	4884      	ldr	r0, [pc, #528]	; (800210c <MX_GPIO_Init+0x2fc>)
 8001efa:	f002 fdb9 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin, GPIO_PIN_RESET);
 8001efe:	2200      	movs	r2, #0
 8001f00:	f242 0102 	movw	r1, #8194	; 0x2002
 8001f04:	4882      	ldr	r0, [pc, #520]	; (8002110 <MX_GPIO_Init+0x300>)
 8001f06:	f002 fdb3 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f240 6102 	movw	r1, #1538	; 0x602
 8001f10:	4880      	ldr	r0, [pc, #512]	; (8002114 <MX_GPIO_Init+0x304>)
 8001f12:	f002 fdad 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 8001f16:	2200      	movs	r2, #0
 8001f18:	f244 0184 	movw	r1, #16516	; 0x4084
 8001f1c:	487e      	ldr	r0, [pc, #504]	; (8002118 <MX_GPIO_Init+0x308>)
 8001f1e:	f002 fda7 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISOSPI_CS_GPIO_Port, ISOSPI_CS_Pin, GPIO_PIN_SET);
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f28:	4877      	ldr	r0, [pc, #476]	; (8002108 <MX_GPIO_Init+0x2f8>)
 8001f2a:	f002 fda1 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f24f 01bc 	movw	r1, #61628	; 0xf0bc
 8001f34:	4879      	ldr	r0, [pc, #484]	; (800211c <MX_GPIO_Init+0x30c>)
 8001f36:	f002 fd9b 	bl	8004a70 <HAL_GPIO_WritePin>
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DIGITAL1_Pin|DIGITAL2_Pin, GPIO_PIN_RESET);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2118      	movs	r1, #24
 8001f3e:	4878      	ldr	r0, [pc, #480]	; (8002120 <MX_GPIO_Init+0x310>)
 8001f40:	f002 fd96 	bl	8004a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = INLET_RED_Pin|AMS_OK_Pin|ISOSPI_CS_Pin|ISOSPI_EN_Pin
 8001f44:	f648 0387 	movw	r3, #34951	; 0x8887
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
                          |FREIGABE_Pin|INLET_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	486a      	ldr	r0, [pc, #424]	; (8002108 <MX_GPIO_Init+0x2f8>)
 8001f5e:	f002 fbc3 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SENSE_SDC_HVIL_Pin|SENSE_SDC_BTB_Pin|SENSE_SDC_MOTOR_Pin|IMD_OK_IN_Pin;
 8001f62:	f44f 739c 	mov.w	r3, #312	; 0x138
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f74:	4619      	mov	r1, r3
 8001f76:	4864      	ldr	r0, [pc, #400]	; (8002108 <MX_GPIO_Init+0x2f8>)
 8001f78:	f002 fbb6 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001f7c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f82:	2303      	movs	r3, #3
 8001f84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f8e:	4619      	mov	r1, r3
 8001f90:	485d      	ldr	r0, [pc, #372]	; (8002108 <MX_GPIO_Init+0x2f8>)
 8001f92:	f002 fba9 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8001f96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8001fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fac:	4619      	mov	r1, r3
 8001fae:	4857      	ldr	r0, [pc, #348]	; (800210c <MX_GPIO_Init+0x2fc>)
 8001fb0:	f002 fb9a 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PCPin PC7 PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001fb4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |SD_SW_Pin|GPIO_PIN_7|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4850      	ldr	r0, [pc, #320]	; (800210c <MX_GPIO_Init+0x2fc>)
 8001fca:	f002 fb8d 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF3 PF4 PF5
                           PFPin PFPin PFPin PFPin
                           PF10 PF11 PF12 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001fce:	f645 73f9 	movw	r3, #24569	; 0x5ff9
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPI_CS_Pin|SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	484b      	ldr	r0, [pc, #300]	; (8002110 <MX_GPIO_Init+0x300>)
 8001fe4:	f002 fb80 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin;
 8001fe8:	f242 0302 	movw	r3, #8194	; 0x2002
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	4843      	ldr	r0, [pc, #268]	; (8002110 <MX_GPIO_Init+0x300>)
 8002002:	f002 fb71 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OVC_SENSE_Pin|PRECHARGE_IN_Pin;
 8002006:	f248 0304 	movw	r3, #32772	; 0x8004
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800200c:	2300      	movs	r3, #0
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002018:	4619      	mov	r1, r3
 800201a:	483d      	ldr	r0, [pc, #244]	; (8002110 <MX_GPIO_Init+0x300>)
 800201c:	f002 fb64 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|HW_WAKE_Pin|BUTTON2_Pin|BUTTON1_Pin;
 8002020:	f641 0305 	movw	r3, #6149	; 0x1805
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002026:	2300      	movs	r3, #0
 8002028:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002032:	4619      	mov	r1, r3
 8002034:	4837      	ldr	r0, [pc, #220]	; (8002114 <MX_GPIO_Init+0x304>)
 8002036:	f002 fb57 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin;
 800203a:	f240 6302 	movw	r3, #1538	; 0x602
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002040:	2301      	movs	r3, #1
 8002042:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002048:	2300      	movs	r3, #0
 800204a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002050:	4619      	mov	r1, r3
 8002052:	4830      	ldr	r0, [pc, #192]	; (8002114 <MX_GPIO_Init+0x304>)
 8002054:	f002 fb48 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB15 PB4
                           PB5 PB6 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8002058:	f64b 7373 	movw	r3, #49011	; 0xbf73
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|I2C_SCL_Pin|I2C_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800205e:	2303      	movs	r3, #3
 8002060:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800206a:	4619      	mov	r1, r3
 800206c:	482a      	ldr	r0, [pc, #168]	; (8002118 <MX_GPIO_Init+0x308>)
 800206e:	f002 fb3b 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 8002072:	f244 0384 	movw	r3, #16516	; 0x4084
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002078:	2301      	movs	r3, #1
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002088:	4619      	mov	r1, r3
 800208a:	4823      	ldr	r0, [pc, #140]	; (8002118 <MX_GPIO_Init+0x308>)
 800208c:	f002 fb2c 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG6 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_8;
 8002090:	f240 1343 	movw	r3, #323	; 0x143
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002096:	2303      	movs	r3, #3
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800209e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a2:	4619      	mov	r1, r3
 80020a4:	481d      	ldr	r0, [pc, #116]	; (800211c <MX_GPIO_Init+0x30c>)
 80020a6:	f002 fb1f 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|SD_CMD_Pin;
 80020aa:	f240 7304 	movw	r3, #1796	; 0x704
 80020ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020b0:	2303      	movs	r3, #3
 80020b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020bc:	4619      	mov	r1, r3
 80020be:	4818      	ldr	r0, [pc, #96]	; (8002120 <MX_GPIO_Init+0x310>)
 80020c0:	f002 fb12 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KL15_Pin;
 80020c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ca:	2300      	movs	r3, #0
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KL15_GPIO_Port, &GPIO_InitStruct);
 80020d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d6:	4619      	mov	r1, r3
 80020d8:	4811      	ldr	r0, [pc, #68]	; (8002120 <MX_GPIO_Init+0x310>)
 80020da:	f002 fb05 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 80020de:	f24f 03bc 	movw	r3, #61628	; 0xf0bc
 80020e2:	627b      	str	r3, [r7, #36]	; 0x24
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e4:	2301      	movs	r3, #1
 80020e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ec:	2300      	movs	r3, #0
 80020ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f4:	4619      	mov	r1, r3
 80020f6:	4809      	ldr	r0, [pc, #36]	; (800211c <MX_GPIO_Init+0x30c>)
 80020f8:	f002 faf6 	bl	80046e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|DIGITAL2_Pin;
 80020fc:	2318      	movs	r3, #24
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002100:	e010      	b.n	8002124 <MX_GPIO_Init+0x314>
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800
 8002108:	40021000 	.word	0x40021000
 800210c:	40020800 	.word	0x40020800
 8002110:	40021400 	.word	0x40021400
 8002114:	40020000 	.word	0x40020000
 8002118:	40020400 	.word	0x40020400
 800211c:	40021800 	.word	0x40021800
 8002120:	40020c00 	.word	0x40020c00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002124:	2301      	movs	r3, #1
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002130:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002134:	4619      	mov	r1, r3
 8002136:	4803      	ldr	r0, [pc, #12]	; (8002144 <MX_GPIO_Init+0x334>)
 8002138:	f002 fad6 	bl	80046e8 <HAL_GPIO_Init>

}
 800213c:	bf00      	nop
 800213e:	3738      	adds	r7, #56	; 0x38
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40020c00 	.word	0x40020c00

08002148 <calculateMovingAverage>:
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
 8002152:	460b      	mov	r3, r1
 8002154:	80bb      	strh	r3, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	807b      	strh	r3, [r7, #2]
	return (oldValue + ((newValue - oldValue) / n));						// MovingAverage Calculation x_n  = x_{n-1} + ((x_n+x_{n-1})/n)
 800215a:	88ba      	ldrh	r2, [r7, #4]
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	887b      	ldrh	r3, [r7, #2]
 8002162:	fb92 f3f3 	sdiv	r3, r2, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	4413      	add	r3, r2
 800216c:	b29b      	uxth	r3, r3
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <getDifference>:
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	4603      	mov	r3, r0
 8002182:	460a      	mov	r2, r1
 8002184:	80fb      	strh	r3, [r7, #6]
 8002186:	4613      	mov	r3, r2
 8002188:	80bb      	strh	r3, [r7, #4]
	if (a > b)
 800218a:	88fa      	ldrh	r2, [r7, #6]
 800218c:	88bb      	ldrh	r3, [r7, #4]
 800218e:	429a      	cmp	r2, r3
 8002190:	d904      	bls.n	800219c <getDifference+0x22>
		return (a - b);
 8002192:	88fa      	ldrh	r2, [r7, #6]
 8002194:	88bb      	ldrh	r3, [r7, #4]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	b29b      	uxth	r3, r3
 800219a:	e009      	b.n	80021b0 <getDifference+0x36>
	else if (a < b)
 800219c:	88fa      	ldrh	r2, [r7, #6]
 800219e:	88bb      	ldrh	r3, [r7, #4]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d204      	bcs.n	80021ae <getDifference+0x34>
		return (b - a);
 80021a4:	88ba      	ldrh	r2, [r7, #4]
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	e000      	b.n	80021b0 <getDifference+0x36>
		return 0;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021bc:	b5b0      	push	{r4, r5, r7, lr}
 80021be:	b0ba      	sub	sp, #232	; 0xe8
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021c2:	f001 faf4 	bl	80037ae <HAL_Init>

  /* USER CODE BEGIN Init */
	// Definiere Variablen fuer Main-Funktion
	uint16_t dutyCycle, timerPeriod, frequency, count = 0, R_IMD;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
	uint8_t start_flag = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1

	// Definiere Variablen fuer BMS Zellen
	uint8_t data[36] = {0}, temp, CFG[6] = {0};
 80021d2:	2300      	movs	r3, #0
 80021d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80021d8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80021dc:	2220      	movs	r2, #32
 80021de:	2100      	movs	r1, #0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f006 fead 	bl	8008f40 <memset>
 80021e6:	2300      	movs	r3, #0
 80021e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021ec:	2300      	movs	r3, #0
 80021ee:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
	uint32_t tmp;
	uint16_t spannungen[12] = {0}, temperatur[2] = {0}, tmp_mean;
 80021f2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
 8002200:	611a      	str	r2, [r3, #16]
 8002202:	615a      	str	r2, [r3, #20]
 8002204:	2300      	movs	r3, #0
 8002206:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[4], InData[3], status;
  	CAN_FilterTypeDef sFilterConfig;

  	// Erstelle Can-Nachrichten
  	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 800220a:	4bcd      	ldr	r3, [pc, #820]	; (8002540 <main+0x384>)
 800220c:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8002210:	461d      	mov	r5, r3
 8002212:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002214:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002216:	e895 0003 	ldmia.w	r5, {r0, r1}
 800221a:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxOutput = {BMS_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 4, DISABLE};
 800221e:	4bc9      	ldr	r3, [pc, #804]	; (8002544 <main+0x388>)
 8002220:	f107 0418 	add.w	r4, r7, #24
 8002224:	461d      	mov	r5, r3
 8002226:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002228:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800222a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800222e:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxInput = {BMS_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 8002232:	4bc5      	ldr	r3, [pc, #788]	; (8002548 <main+0x38c>)
 8002234:	463c      	mov	r4, r7
 8002236:	461d      	mov	r5, r3
 8002238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800223a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800223c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002240:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002244:	f000 fd82 	bl	8002d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002248:	f7ff fde2 	bl	8001e10 <MX_GPIO_Init>
  MX_CAN1_Init();
 800224c:	f7ff fcfe 	bl	8001c4c <MX_CAN1_Init>
  MX_SPI4_Init();
 8002250:	f000 fea2 	bl	8002f98 <MX_SPI4_Init>
  MX_USART2_UART_Init();
 8002254:	f001 f9f4 	bl	8003640 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002258:	f7ff fc1e 	bl	8001a98 <MX_ADC1_Init>
  MX_TIM1_Init();
 800225c:	f000 ffec 	bl	8003238 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002260:	f001 f872 	bl	8003348 <MX_TIM4_Init>
  MX_SPI1_Init();
 8002264:	f000 fe5a 	bl	8002f1c <MX_SPI1_Init>
  MX_CAN3_Init();
 8002268:	f7ff fd26 	bl	8001cb8 <MX_CAN3_Init>
  MX_TIM6_Init();
 800226c:	f001 f8e8 	bl	8003440 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

	/* Schreibe Resetquelle auf die Konsole */
#ifdef DEBUG
	printResetSource(readResetSource());
 8002270:	f7ff fa2e 	bl	80016d0 <readResetSource>
 8002274:	4603      	mov	r3, r0
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fa7c 	bl	8001774 <printResetSource>

	/* Teste serielle Schnittstelle*/
	#define TEST_STRING_UART		"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 800227c:	213a      	movs	r1, #58	; 0x3a
 800227e:	48b3      	ldr	r0, [pc, #716]	; (800254c <main+0x390>)
 8002280:	f7fe f980 	bl	8000584 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8002284:	f7ff f9fa 	bl	800167c <collectSystemInfo>
#endif

	// Leds Testen
	testPCB_Leds();
 8002288:	f7ff fbc8 	bl	8001a1c <testPCB_Leds>

  	// Lese alle Eingaenge
  	readall_inputs();
 800228c:	f7ff fb12 	bl	80018b4 <readall_inputs>

  	// IsoSPI einschalten, Isolierte Spannungsversorgung IsoSPI und HV-Precharge Messung einschalten
  	ISOSPI_ENABLE();
 8002290:	2201      	movs	r2, #1
 8002292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002296:	48ae      	ldr	r0, [pc, #696]	; (8002550 <main+0x394>)
 8002298:	f002 fbea 	bl	8004a70 <HAL_GPIO_WritePin>

  	// Warten fuer eine kurze Zeit
  	HAL_Delay(20);
 800229c:	2014      	movs	r0, #20
 800229e:	f001 fae3 	bl	8003868 <HAL_Delay>

    uartTransmit("\n", 1);
 80022a2:	2101      	movs	r1, #1
 80022a4:	48ab      	ldr	r0, [pc, #684]	; (8002554 <main+0x398>)
 80022a6:	f7fe f96d 	bl	8000584 <uartTransmit>
#define TEST_LTC6811	"Starte Batteriemanagement-System\n"
    uartTransmit(TEST_LTC6811, sizeof(TEST_LTC6811));
 80022aa:	2122      	movs	r1, #34	; 0x22
 80022ac:	48aa      	ldr	r0, [pc, #680]	; (8002558 <main+0x39c>)
 80022ae:	f7fe f969 	bl	8000584 <uartTransmit>

	if ((temp = ltc6811_check()) != 0)									// LTC6804 Selftest durchfuehren
 80022b2:	f7fe fbdc 	bl	8000a6e <ltc6811_check>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
 80022bc:	f897 30e0 	ldrb.w	r3, [r7, #224]	; 0xe0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d020      	beq.n	8002306 <main+0x14a>
	{
#define LTC6811_FAILED	"Selbsttest LTC6811 fehlerhaft\n"
		uartTransmit(LTC6811_FAILED, sizeof(LTC6811_FAILED));			// Ausgabe bei Fehlerhaftem Selbsttest
 80022c4:	211f      	movs	r1, #31
 80022c6:	48a5      	ldr	r0, [pc, #660]	; (800255c <main+0x3a0>)
 80022c8:	f7fe f95c 	bl	8000584 <uartTransmit>
		leuchten_out.RedLed = 1;										// Variable setzen
 80022cc:	4aa4      	ldr	r2, [pc, #656]	; (8002560 <main+0x3a4>)
 80022ce:	7813      	ldrb	r3, [r2, #0]
 80022d0:	f043 0320 	orr.w	r3, r3, #32
 80022d4:	7013      	strb	r3, [r2, #0]
	    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);// Ausgabe auf LEDs
 80022d6:	4ba2      	ldr	r3, [pc, #648]	; (8002560 <main+0x3a4>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022e6:	489f      	ldr	r0, [pc, #636]	; (8002564 <main+0x3a8>)
 80022e8:	f002 fbc2 	bl	8004a70 <HAL_GPIO_WritePin>

	    uartTransmitNumber(temp, 10);
 80022ec:	f897 30e0 	ldrb.w	r3, [r7, #224]	; 0xe0
 80022f0:	210a      	movs	r1, #10
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe f95a 	bl	80005ac <uartTransmitNumber>
		uartTransmit("\n", 1);
 80022f8:	2101      	movs	r1, #1
 80022fa:	4896      	ldr	r0, [pc, #600]	; (8002554 <main+0x398>)
 80022fc:	f7fe f942 	bl	8000584 <uartTransmit>

		return 0;														// Programm abbrechen
 8002300:	2300      	movs	r3, #0
 8002302:	f000 bd0b 	b.w	8002d1c <main+0xb60>
	}
	else
	{
#define LTC6811_PASSED	"Selbsttest LTC6811 erfolgreich\n"
		uartTransmit(LTC6811_PASSED, sizeof(LTC6811_PASSED));			// Ausgabe bei Erfolgreichem Selbsttest
 8002306:	2120      	movs	r1, #32
 8002308:	4897      	ldr	r0, [pc, #604]	; (8002568 <main+0x3ac>)
 800230a:	f7fe f93b 	bl	8000584 <uartTransmit>
	}

    // LTC6811 initialisieren
	CFG[0] = 0xF8;
 800230e:	23f8      	movs	r3, #248	; 0xf8
 8002310:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	CFG[1] = 0xCF;
 8002314:	23cf      	movs	r3, #207	; 0xcf
 8002316:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	CFG[2] = 0x17;
 800231a:	2317      	movs	r3, #23
 800231c:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	CFG[3] = 0xA4;
 8002320:	23a4      	movs	r3, #164	; 0xa4
 8002322:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	CFG[4] = 0x00;
 8002326:	2300      	movs	r3, #0
 8002328:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
	CFG[5] = 0x00;
 800232c:	2300      	movs	r3, #0
 800232e:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
	ltc6811_write(WRCFG, &CFG[0]);
 8002332:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002336:	4619      	mov	r1, r3
 8002338:	2001      	movs	r0, #1
 800233a:	f7fe fa29 	bl	8000790 <ltc6811_write>

	// Alle Register zuruecksetzen
	ltc6811(CLRCELL);
 800233e:	f240 7011 	movw	r0, #1809	; 0x711
 8002342:	f7fe f9d1 	bl	80006e8 <ltc6811>
	ltc6811(CLRSTAT);
 8002346:	f240 7013 	movw	r0, #1811	; 0x713
 800234a:	f7fe f9cd 	bl	80006e8 <ltc6811>
	ltc6811(CLRAUX);
 800234e:	f240 7012 	movw	r0, #1810	; 0x712
 8002352:	f7fe f9c9 	bl	80006e8 <ltc6811>

	// Erster ADC Vorgang ist ungueltig
	ltc6811(ADCVAX | MD73 | CELLALL);									// Initial Command Zellen auslesen
 8002356:	f240 506f 	movw	r0, #1391	; 0x56f
 800235a:	f7fe f9c5 	bl	80006e8 <ltc6811>

	tmp_mean = 65535;
 800235e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002362:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
	timerPeriod = (HAL_RCC_GetPCLK2Freq() / htim1.Init.Prescaler);
 8002366:	f003 f86d 	bl	8005444 <HAL_RCC_GetPCLK2Freq>
 800236a:	4602      	mov	r2, r0
 800236c:	4b7f      	ldr	r3, [pc, #508]	; (800256c <main+0x3b0>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	fbb2 f3f3 	udiv	r3, r2, r3
 8002374:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
  	// Start timer
	if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK);
 8002378:	487c      	ldr	r0, [pc, #496]	; (800256c <main+0x3b0>)
 800237a:	f004 fcc7 	bl	8006d0c <HAL_TIM_Base_Start_IT>
	if (HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1) != HAL_OK);
 800237e:	2100      	movs	r1, #0
 8002380:	487a      	ldr	r0, [pc, #488]	; (800256c <main+0x3b0>)
 8002382:	f004 fde9 	bl	8006f58 <HAL_TIM_IC_Start_IT>
	if (HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2) != HAL_OK);
 8002386:	2104      	movs	r1, #4
 8002388:	4878      	ldr	r0, [pc, #480]	; (800256c <main+0x3b0>)
 800238a:	f004 fde5 	bl	8006f58 <HAL_TIM_IC_Start_IT>
  	HAL_TIM_Base_Start(&htim6);
 800238e:	4878      	ldr	r0, [pc, #480]	; (8002570 <main+0x3b4>)
 8002390:	f004 fc4c 	bl	8006c2c <HAL_TIM_Base_Start>

  	// Starte CAN Bus
  	if((status = HAL_CAN_Start(&hcan3)) != HAL_OK)
 8002394:	4877      	ldr	r0, [pc, #476]	; (8002574 <main+0x3b8>)
 8002396:	f001 ff4f 	bl	8004238 <HAL_CAN_Start>
 800239a:	4603      	mov	r3, r0
 800239c:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
 80023a0:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d006      	beq.n	80023b6 <main+0x1fa>
  	{
  		// Start Error
  		hal_error(status);
 80023a8:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fa51 	bl	8001854 <hal_error>
  		Error_Handler();
 80023b2:	f000 fd85 	bl	8002ec0 <Error_Handler>
  	}
  	uartTransmit("CAN START\n", 10);
 80023b6:	210a      	movs	r1, #10
 80023b8:	486f      	ldr	r0, [pc, #444]	; (8002578 <main+0x3bc>)
 80023ba:	f7fe f8e3 	bl	8000584 <uartTransmit>

  	// Aktiviere Interrupts fuer CAN Bus
  	if((status = HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING)) != HAL_OK)
 80023be:	2102      	movs	r1, #2
 80023c0:	486c      	ldr	r0, [pc, #432]	; (8002574 <main+0x3b8>)
 80023c2:	f002 f858 	bl	8004476 <HAL_CAN_ActivateNotification>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
 80023cc:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d006      	beq.n	80023e2 <main+0x226>
  	{
  		/* Notification Error */
  		hal_error(status);
 80023d4:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fa3b 	bl	8001854 <hal_error>
  		Error_Handler();
 80023de:	f000 fd6f 	bl	8002ec0 <Error_Handler>
  	}
  	uartTransmit("Send Message\n", 13);
 80023e2:	210d      	movs	r1, #13
 80023e4:	4865      	ldr	r0, [pc, #404]	; (800257c <main+0x3c0>)
 80023e6:	f7fe f8cd 	bl	8000584 <uartTransmit>

  	// Filter Bank initialisieren um Daten zu empfangen
    sFilterConfig.FilterBank = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	663b      	str	r3, [r7, #96]	; 0x60
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80023f2:	2301      	movs	r3, #1
 80023f4:	667b      	str	r3, [r7, #100]	; 0x64
    sFilterConfig.FilterIdHigh = 0x0000;
 80023f6:	2300      	movs	r3, #0
 80023f8:	64bb      	str	r3, [r7, #72]	; 0x48
    sFilterConfig.FilterIdLow = 0x0000;
 80023fa:	2300      	movs	r3, #0
 80023fc:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80023fe:	2300      	movs	r3, #0
 8002400:	653b      	str	r3, [r7, #80]	; 0x50
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8002402:	2300      	movs	r3, #0
 8002404:	657b      	str	r3, [r7, #84]	; 0x54
    sFilterConfig.FilterFIFOAssignment = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	65bb      	str	r3, [r7, #88]	; 0x58
    sFilterConfig.FilterActivation = ENABLE;
 800240a:	2301      	movs	r3, #1
 800240c:	66bb      	str	r3, [r7, #104]	; 0x68

    // Filter Bank schreiben
    if((status = HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 800240e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002412:	4619      	mov	r1, r3
 8002414:	4857      	ldr	r0, [pc, #348]	; (8002574 <main+0x3b8>)
 8002416:	f001 fe23 	bl	8004060 <HAL_CAN_ConfigFilter>
 800241a:	4603      	mov	r3, r0
 800241c:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
 8002420:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 8002424:	2b00      	cmp	r3, #0
 8002426:	d006      	beq.n	8002436 <main+0x27a>
    {
    	/* Filter configuration Error */
  		hal_error(status);
 8002428:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fa11 	bl	8001854 <hal_error>
  		Error_Handler();
 8002432:	f000 fd45 	bl	8002ec0 <Error_Handler>
    }

    // Test CAN Nachricht beschreiben
    for (uint8_t j = 0; j < 8; j++)
 8002436:	2300      	movs	r3, #0
 8002438:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 800243c:	e00e      	b.n	800245c <main+0x2a0>
    {
    	TxData[j] = (j + 1);
 800243e:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8002442:	f897 20d9 	ldrb.w	r2, [r7, #217]	; 0xd9
 8002446:	3201      	adds	r2, #1
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	33e8      	adds	r3, #232	; 0xe8
 800244c:	443b      	add	r3, r7
 800244e:	f803 2c70 	strb.w	r2, [r3, #-112]
    for (uint8_t j = 0; j < 8; j++)
 8002452:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8002456:	3301      	adds	r3, #1
 8002458:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 800245c:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8002460:	2b07      	cmp	r3, #7
 8002462:	d9ec      	bls.n	800243e <main+0x282>
    }

	if ((sdc_in.sdcinput & 0x0E) && (sdc_in.IMD_OK_IN != 1))					// SDC OK; Motor, BTB, IMD und HVIL OK
 8002464:	4b46      	ldr	r3, [pc, #280]	; (8002580 <main+0x3c4>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	f003 030e 	and.w	r3, r3, #14
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 8095 	beq.w	800259c <main+0x3e0>
 8002472:	4b43      	ldr	r3, [pc, #268]	; (8002580 <main+0x3c4>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	f040 808d 	bne.w	800259c <main+0x3e0>
	{
		#define SDC_STRING_ERROR			"\nSDC ist nicht geschlossen"
		uartTransmit(SDC_STRING_ERROR, sizeof(SDC_STRING_ERROR));
 8002482:	211b      	movs	r1, #27
 8002484:	483f      	ldr	r0, [pc, #252]	; (8002584 <main+0x3c8>)
 8002486:	f7fe f87d 	bl	8000584 <uartTransmit>

		// LEDs setzen bei SDC Fehler
		leuchten_out.GreenLed = 0;
 800248a:	4a35      	ldr	r2, [pc, #212]	; (8002560 <main+0x3a4>)
 800248c:	7813      	ldrb	r3, [r2, #0]
 800248e:	f36f 1386 	bfc	r3, #6, #1
 8002492:	7013      	strb	r3, [r2, #0]
		leuchten_out.RedLed = 1;
 8002494:	4a32      	ldr	r2, [pc, #200]	; (8002560 <main+0x3a4>)
 8002496:	7813      	ldrb	r3, [r2, #0]
 8002498:	f043 0320 	orr.w	r3, r3, #32
 800249c:	7013      	strb	r3, [r2, #0]
		leuchten_out.AkkuErrorLed = 0;
 800249e:	4a30      	ldr	r2, [pc, #192]	; (8002560 <main+0x3a4>)
 80024a0:	7813      	ldrb	r3, [r2, #0]
 80024a2:	f36f 0382 	bfc	r3, #2, #1
 80024a6:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);
 80024a8:	4b2d      	ldr	r3, [pc, #180]	; (8002560 <main+0x3a4>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	461a      	mov	r2, r3
 80024b4:	2104      	movs	r1, #4
 80024b6:	482b      	ldr	r0, [pc, #172]	; (8002564 <main+0x3a8>)
 80024b8:	f002 fada 	bl	8004a70 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);
 80024bc:	4b28      	ldr	r3, [pc, #160]	; (8002560 <main+0x3a4>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	461a      	mov	r2, r3
 80024c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80024cc:	4825      	ldr	r0, [pc, #148]	; (8002564 <main+0x3a8>)
 80024ce:	f002 facf 	bl	8004a70 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AKKU_LED_GPIO_Port, AKKU_LED_Pin, leuchten_out.AkkuErrorLed);
 80024d2:	4b23      	ldr	r3, [pc, #140]	; (8002560 <main+0x3a4>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	461a      	mov	r2, r3
 80024de:	2180      	movs	r1, #128	; 0x80
 80024e0:	4829      	ldr	r0, [pc, #164]	; (8002588 <main+0x3cc>)
 80024e2:	f002 fac5 	bl	8004a70 <HAL_GPIO_WritePin>

		// Ausgabe welcher Fehler vorhanden
		// Motorsteuergeraet Fehler
		if(sdc_in.MotorSDC == 1)
 80024e6:	4b26      	ldr	r3, [pc, #152]	; (8002580 <main+0x3c4>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <main+0x340>
		{
			#define SDC_STRING_MOTOR		"\nSDC Motor hat einen Fehler und ist offen"
			uartTransmit(SDC_STRING_MOTOR, sizeof(SDC_STRING_MOTOR));
 80024f4:	212a      	movs	r1, #42	; 0x2a
 80024f6:	4825      	ldr	r0, [pc, #148]	; (800258c <main+0x3d0>)
 80024f8:	f7fe f844 	bl	8000584 <uartTransmit>
		}

		// BamoCar Fehler
		if (sdc_in.BTB_SDC == 1)
 80024fc:	4b20      	ldr	r3, [pc, #128]	; (8002580 <main+0x3c4>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	f003 0308 	and.w	r3, r3, #8
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <main+0x356>
		{
			#define SDC_STRING_BTB			"\nSDC BTB hat einen Fehler und ist offen"
			uartTransmit(SDC_STRING_BTB, sizeof(SDC_STRING_BTB));
 800250a:	2128      	movs	r1, #40	; 0x28
 800250c:	4820      	ldr	r0, [pc, #128]	; (8002590 <main+0x3d4>)
 800250e:	f7fe f839 	bl	8000584 <uartTransmit>
		}

		// HVIL Fehler
		if (sdc_in.HVIL == 1)
 8002512:	4b1b      	ldr	r3, [pc, #108]	; (8002580 <main+0x3c4>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <main+0x36c>
		{
			#define SDC_STRING_HVIL			"\nSDC HVIL ist nicht geschlossen"
			uartTransmit(SDC_STRING_HVIL, sizeof(SDC_STRING_HVIL));
 8002520:	2120      	movs	r1, #32
 8002522:	481c      	ldr	r0, [pc, #112]	; (8002594 <main+0x3d8>)
 8002524:	f7fe f82e 	bl	8000584 <uartTransmit>
		}

		// IMD Fehler
		if (sdc_in.IMD_OK_IN != 1)
 8002528:	4b15      	ldr	r3, [pc, #84]	; (8002580 <main+0x3c4>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d154      	bne.n	80025e0 <main+0x424>
		{
			#define SDC_STRING_IMD			"\nSDC IMD hat einen Fehler"
			uartTransmit(SDC_STRING_IMD, sizeof(SDC_STRING_IMD));
 8002536:	211a      	movs	r1, #26
 8002538:	4817      	ldr	r0, [pc, #92]	; (8002598 <main+0x3dc>)
 800253a:	f7fe f823 	bl	8000584 <uartTransmit>
		if (sdc_in.IMD_OK_IN != 1)
 800253e:	e04f      	b.n	80025e0 <main+0x424>
 8002540:	080095ac 	.word	0x080095ac
 8002544:	080095c4 	.word	0x080095c4
 8002548:	080095dc 	.word	0x080095dc
 800254c:	08009408 	.word	0x08009408
 8002550:	40021000 	.word	0x40021000
 8002554:	08009444 	.word	0x08009444
 8002558:	08009448 	.word	0x08009448
 800255c:	0800946c 	.word	0x0800946c
 8002560:	20000044 	.word	0x20000044
 8002564:	40020400 	.word	0x40020400
 8002568:	0800948c 	.word	0x0800948c
 800256c:	200001b4 	.word	0x200001b4
 8002570:	2000024c 	.word	0x2000024c
 8002574:	200000bc 	.word	0x200000bc
 8002578:	080094ac 	.word	0x080094ac
 800257c:	080094b8 	.word	0x080094b8
 8002580:	20000034 	.word	0x20000034
 8002584:	080094c8 	.word	0x080094c8
 8002588:	40021800 	.word	0x40021800
 800258c:	080094e4 	.word	0x080094e4
 8002590:	08009510 	.word	0x08009510
 8002594:	08009538 	.word	0x08009538
 8002598:	08009558 	.word	0x08009558
		}
	}
	else
	{
		// Keine Fehler, LEDs fuer OK setzen
		system_out.AmsOK = 1;
 800259c:	4a7b      	ldr	r2, [pc, #492]	; (800278c <main+0x5d0>)
 800259e:	7813      	ldrb	r3, [r2, #0]
 80025a0:	f043 0304 	orr.w	r3, r3, #4
 80025a4:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin, system_out.AmsOK);
 80025a6:	4b79      	ldr	r3, [pc, #484]	; (800278c <main+0x5d0>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	4876      	ldr	r0, [pc, #472]	; (8002790 <main+0x5d4>)
 80025b6:	f002 fa5b 	bl	8004a70 <HAL_GPIO_WritePin>
		leuchten_out.GreenLed = 1;
 80025ba:	4a76      	ldr	r2, [pc, #472]	; (8002794 <main+0x5d8>)
 80025bc:	7813      	ldrb	r3, [r2, #0]
 80025be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c2:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);
 80025c4:	4b73      	ldr	r3, [pc, #460]	; (8002794 <main+0x5d8>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	2104      	movs	r1, #4
 80025d2:	4871      	ldr	r0, [pc, #452]	; (8002798 <main+0x5dc>)
 80025d4:	f002 fa4c 	bl	8004a70 <HAL_GPIO_WritePin>

		// Ausgabe SDC geschlossen
		#define SDC_STRING_OK				"\nSDC ist geschlossen"
		uartTransmit(SDC_STRING_OK, sizeof(SDC_STRING_OK));
 80025d8:	2115      	movs	r1, #21
 80025da:	4870      	ldr	r0, [pc, #448]	; (800279c <main+0x5e0>)
 80025dc:	f7fd ffd2 	bl	8000584 <uartTransmit>
	}

	// Digitales Poti initialisieren
	initAD8403();
 80025e0:	f7fd ffb4 	bl	800054c <initAD8403>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		ltc6811(ADCVC | MD73 | CELLALL);
 80025e4:	f44f 7058 	mov.w	r0, #864	; 0x360
 80025e8:	f7fe f87e 	bl	80006e8 <ltc6811>
		HAL_Delay(100);
 80025ec:	2064      	movs	r0, #100	; 0x64
 80025ee:	f001 f93b 	bl	8003868 <HAL_Delay>

		ltc6811_read(RDCVA, &data[0]);
 80025f2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025f6:	4619      	mov	r1, r3
 80025f8:	2004      	movs	r0, #4
 80025fa:	f7fe f94b 	bl	8000894 <ltc6811_read>
		ltc6811_read(RDCVB, &data[6]);
 80025fe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002602:	3306      	adds	r3, #6
 8002604:	4619      	mov	r1, r3
 8002606:	2006      	movs	r0, #6
 8002608:	f7fe f944 	bl	8000894 <ltc6811_read>
		ltc6811_read(RDCVC, &data[12]);
 800260c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002610:	330c      	adds	r3, #12
 8002612:	4619      	mov	r1, r3
 8002614:	2008      	movs	r0, #8
 8002616:	f7fe f93d 	bl	8000894 <ltc6811_read>
		ltc6811_read(RDCVD, &data[18]);
 800261a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800261e:	3312      	adds	r3, #18
 8002620:	4619      	mov	r1, r3
 8002622:	200a      	movs	r0, #10
 8002624:	f7fe f936 	bl	8000894 <ltc6811_read>

		uartTransmit("Spannungen\n", 11);
 8002628:	210b      	movs	r1, #11
 800262a:	485d      	ldr	r0, [pc, #372]	; (80027a0 <main+0x5e4>)
 800262c:	f7fd ffaa 	bl	8000584 <uartTransmit>

		for (uint8_t i = 0; i < 12; i++)
 8002630:	2300      	movs	r3, #0
 8002632:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8002636:	e020      	b.n	800267a <main+0x4be>
		{
			spannungen[i] = ((data[i*2+1]<<8) | data[i*2]);
 8002638:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	3301      	adds	r3, #1
 8002640:	33e8      	adds	r3, #232	; 0xe8
 8002642:	443b      	add	r3, r7
 8002644:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	b21a      	sxth	r2, r3
 800264c:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	33e8      	adds	r3, #232	; 0xe8
 8002654:	443b      	add	r3, r7
 8002656:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800265a:	b21b      	sxth	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	b21a      	sxth	r2, r3
 8002660:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8002664:	b292      	uxth	r2, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	33e8      	adds	r3, #232	; 0xe8
 800266a:	443b      	add	r3, r7
 800266c:	f823 2c64 	strh.w	r2, [r3, #-100]
		for (uint8_t i = 0; i < 12; i++)
 8002670:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8002674:	3301      	adds	r3, #1
 8002676:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 800267a:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 800267e:	2b0b      	cmp	r3, #11
 8002680:	d9da      	bls.n	8002638 <main+0x47c>
		}

		for (uint8_t i = 0; i < 12; i++)
 8002682:	2300      	movs	r3, #0
 8002684:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002688:	e013      	b.n	80026b2 <main+0x4f6>
		{
			uartTransmitNumber(spannungen[i], 10);
 800268a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	33e8      	adds	r3, #232	; 0xe8
 8002692:	443b      	add	r3, r7
 8002694:	f833 3c64 	ldrh.w	r3, [r3, #-100]
 8002698:	210a      	movs	r1, #10
 800269a:	4618      	mov	r0, r3
 800269c:	f7fd ff86 	bl	80005ac <uartTransmitNumber>
			uartTransmit(";", 1);
 80026a0:	2101      	movs	r1, #1
 80026a2:	4840      	ldr	r0, [pc, #256]	; (80027a4 <main+0x5e8>)
 80026a4:	f7fd ff6e 	bl	8000584 <uartTransmit>
		for (uint8_t i = 0; i < 12; i++)
 80026a8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80026ac:	3301      	adds	r3, #1
 80026ae:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80026b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80026b6:	2b0b      	cmp	r3, #11
 80026b8:	d9e7      	bls.n	800268a <main+0x4ce>
		}

		tmp = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		for (uint8_t i = 0; i < 12; i++)
 80026c0:	2300      	movs	r3, #0
 80026c2:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 80026c6:	e011      	b.n	80026ec <main+0x530>
		{
			tmp += spannungen[i];
 80026c8:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	33e8      	adds	r3, #232	; 0xe8
 80026d0:	443b      	add	r3, r7
 80026d2:	f833 3c64 	ldrh.w	r3, [r3, #-100]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026dc:	4413      	add	r3, r2
 80026de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		for (uint8_t i = 0; i < 12; i++)
 80026e2:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 80026e6:	3301      	adds	r3, #1
 80026e8:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 80026ec:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 80026f0:	2b0b      	cmp	r3, #11
 80026f2:	d9e9      	bls.n	80026c8 <main+0x50c>
		}
		tmp /= 12;
 80026f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026f8:	4a2b      	ldr	r2, [pc, #172]	; (80027a8 <main+0x5ec>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	08db      	lsrs	r3, r3, #3
 8002700:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		uartTransmitNumber(tmp, 10);
 8002704:	210a      	movs	r1, #10
 8002706:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 800270a:	f7fd ff4f 	bl	80005ac <uartTransmitNumber>
		uartTransmit(";", 1);
 800270e:	2101      	movs	r1, #1
 8002710:	4824      	ldr	r0, [pc, #144]	; (80027a4 <main+0x5e8>)
 8002712:	f7fd ff37 	bl	8000584 <uartTransmit>

		tmp_mean = calculateMovingAverage(tmp_mean, tmp, 10);
 8002716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800271a:	b299      	uxth	r1, r3
 800271c:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002720:	220a      	movs	r2, #10
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fd10 	bl	8002148 <calculateMovingAverage>
 8002728:	4603      	mov	r3, r0
 800272a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		uartTransmitNumber(tmp_mean, 10);
 800272e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002732:	210a      	movs	r1, #10
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd ff39 	bl	80005ac <uartTransmitNumber>

		uartTransmit("\n", 1);
 800273a:	2101      	movs	r1, #1
 800273c:	481b      	ldr	r0, [pc, #108]	; (80027ac <main+0x5f0>)
 800273e:	f7fd ff21 	bl	8000584 <uartTransmit>

		uartTransmit("Temperaturen\n", 13);
 8002742:	210d      	movs	r1, #13
 8002744:	481a      	ldr	r0, [pc, #104]	; (80027b0 <main+0x5f4>)
 8002746:	f7fd ff1d 	bl	8000584 <uartTransmit>

		for (uint8_t j = 0; j < 8; j++)
 800274a:	2300      	movs	r3, #0
 800274c:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8002750:	e07c      	b.n	800284c <main+0x690>
		{
			ltc1380_write(LTC1380_MUX0, j);									// Multiplexer 0 einstellen
 8002752:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002756:	4619      	mov	r1, r3
 8002758:	2090      	movs	r0, #144	; 0x90
 800275a:	f7fd ff47 	bl	80005ec <ltc1380_write>
			ltc1380_write(LTC1380_MUX2, j);									// Multiplexer 1 einstellen
 800275e:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002762:	4619      	mov	r1, r3
 8002764:	2094      	movs	r0, #148	; 0x94
 8002766:	f7fd ff41 	bl	80005ec <ltc1380_write>
			ltc6811(ADAX | MD73 | GPIOALL);									// Initial Command Zellen auslesen
 800276a:	f44f 60ac 	mov.w	r0, #1376	; 0x560
 800276e:	f7fd ffbb 	bl	80006e8 <ltc6811>
			HAL_Delay(5);
 8002772:	2005      	movs	r0, #5
 8002774:	f001 f878 	bl	8003868 <HAL_Delay>
			ltc6811_read(RDAUXA, &data[0]);
 8002778:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800277c:	4619      	mov	r1, r3
 800277e:	200c      	movs	r0, #12
 8002780:	f7fe f888 	bl	8000894 <ltc6811_read>

			for (uint8_t i = 0; i < 3; i++)
 8002784:	2300      	movs	r3, #0
 8002786:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 800278a:	e034      	b.n	80027f6 <main+0x63a>
 800278c:	2000003c 	.word	0x2000003c
 8002790:	40021000 	.word	0x40021000
 8002794:	20000044 	.word	0x20000044
 8002798:	40020400 	.word	0x40020400
 800279c:	08009574 	.word	0x08009574
 80027a0:	0800958c 	.word	0x0800958c
 80027a4:	08009598 	.word	0x08009598
 80027a8:	aaaaaaab 	.word	0xaaaaaaab
 80027ac:	08009444 	.word	0x08009444
 80027b0:	0800959c 	.word	0x0800959c
			{
				temperatur[i] = ((data[i*2+1]<<8) | data[i*2]);
 80027b4:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	3301      	adds	r3, #1
 80027bc:	33e8      	adds	r3, #232	; 0xe8
 80027be:	443b      	add	r3, r7
 80027c0:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	33e8      	adds	r3, #232	; 0xe8
 80027d0:	443b      	add	r3, r7
 80027d2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80027d6:	b21b      	sxth	r3, r3
 80027d8:	4313      	orrs	r3, r2
 80027da:	b21a      	sxth	r2, r3
 80027dc:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80027e0:	b292      	uxth	r2, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	33e8      	adds	r3, #232	; 0xe8
 80027e6:	443b      	add	r3, r7
 80027e8:	f823 2c68 	strh.w	r2, [r3, #-104]
			for (uint8_t i = 0; i < 3; i++)
 80027ec:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80027f0:	3301      	adds	r3, #1
 80027f2:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 80027f6:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d9da      	bls.n	80027b4 <main+0x5f8>
			}
			uartTransmitNumber(temperatur[0], 10);
 80027fe:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8002802:	210a      	movs	r1, #10
 8002804:	4618      	mov	r0, r3
 8002806:	f7fd fed1 	bl	80005ac <uartTransmitNumber>
			uartTransmit(";", 1);
 800280a:	2101      	movs	r1, #1
 800280c:	48c4      	ldr	r0, [pc, #784]	; (8002b20 <main+0x964>)
 800280e:	f7fd feb9 	bl	8000584 <uartTransmit>
			uartTransmitNumber(temperatur[1], 10);
 8002812:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8002816:	210a      	movs	r1, #10
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd fec7 	bl	80005ac <uartTransmitNumber>
			uartTransmit(";", 1);
 800281e:	2101      	movs	r1, #1
 8002820:	48bf      	ldr	r0, [pc, #764]	; (8002b20 <main+0x964>)
 8002822:	f7fd feaf 	bl	8000584 <uartTransmit>

			if (j == 7)
 8002826:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 800282a:	2b07      	cmp	r3, #7
 800282c:	d109      	bne.n	8002842 <main+0x686>
			{
				uartTransmitNumber(temperatur[2], 10);
 800282e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002832:	210a      	movs	r1, #10
 8002834:	4618      	mov	r0, r3
 8002836:	f7fd feb9 	bl	80005ac <uartTransmitNumber>
				uartTransmit(";", 1);
 800283a:	2101      	movs	r1, #1
 800283c:	48b8      	ldr	r0, [pc, #736]	; (8002b20 <main+0x964>)
 800283e:	f7fd fea1 	bl	8000584 <uartTransmit>
		for (uint8_t j = 0; j < 8; j++)
 8002842:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002846:	3301      	adds	r3, #1
 8002848:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 800284c:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002850:	2b07      	cmp	r3, #7
 8002852:	f67f af7e 	bls.w	8002752 <main+0x596>
			}
		}

		uartTransmit("\n", 1);
 8002856:	2101      	movs	r1, #1
 8002858:	48b2      	ldr	r0, [pc, #712]	; (8002b24 <main+0x968>)
 800285a:	f7fd fe93 	bl	8000584 <uartTransmit>

		temp++;
 800285e:	f897 30e0 	ldrb.w	r3, [r7, #224]	; 0xe0
 8002862:	3301      	adds	r3, #1
 8002864:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
		// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8002868:	4baf      	ldr	r3, [pc, #700]	; (8002b28 <main+0x96c>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d10a      	bne.n	8002888 <main+0x6cc>
		{
			count++;													// Zaehler count hochzaehlen
 8002872:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 8002876:	3301      	adds	r3, #1
 8002878:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
			millisekunden_flag_1 = 0;									// Setze Millisekunden-Flag zurueck
 800287c:	4baa      	ldr	r3, [pc, #680]	; (8002b28 <main+0x96c>)
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]

			// Setzen des Start Flags,  damit Tasks nur einmal pro ms aufgerufen werden kann
			start_flag = 1;												// Setze Start Flag
 8002882:	2301      	movs	r3, #1
 8002884:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
		}

		// Task wird alle 500 Millisekunden ausgefuehrt
		if (((count % 500) == 0) && (start_flag == 1))
 8002888:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 800288c:	4aa7      	ldr	r2, [pc, #668]	; (8002b2c <main+0x970>)
 800288e:	fba2 1203 	umull	r1, r2, r2, r3
 8002892:	0952      	lsrs	r2, r2, #5
 8002894:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002898:	fb01 f202 	mul.w	r2, r1, r2
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f040 81dd 	bne.w	8002c60 <main+0xaa4>
 80028a6:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	f040 81d8 	bne.w	8002c60 <main+0xaa4>
		{
			if (rising != 0 && falling != 0)
 80028b0:	4b9f      	ldr	r3, [pc, #636]	; (8002b30 <main+0x974>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d03b      	beq.n	8002932 <main+0x776>
 80028ba:	4b9e      	ldr	r3, [pc, #632]	; (8002b34 <main+0x978>)
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d036      	beq.n	8002932 <main+0x776>
			{
				int diff = getDifference(rising, falling);
 80028c4:	4b9a      	ldr	r3, [pc, #616]	; (8002b30 <main+0x974>)
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	4a9a      	ldr	r2, [pc, #616]	; (8002b34 <main+0x978>)
 80028cc:	8812      	ldrh	r2, [r2, #0]
 80028ce:	b292      	uxth	r2, r2
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fc51 	bl	800217a <getDifference>
 80028d8:	4603      	mov	r3, r0
 80028da:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
				dutyCycle = round((float)(diff * 100) / (float)rising);	// (width / period ) * 100
 80028de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028e2:	2264      	movs	r2, #100	; 0x64
 80028e4:	fb02 f303 	mul.w	r3, r2, r3
 80028e8:	ee07 3a90 	vmov	s15, r3
 80028ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80028f0:	4b8f      	ldr	r3, [pc, #572]	; (8002b30 <main+0x974>)
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	ee07 3a90 	vmov	s15, r3
 80028fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002902:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002906:	eeb0 0b47 	vmov.f64	d0, d7
 800290a:	f006 fb65 	bl	8008fd8 <round>
 800290e:	eeb0 7b40 	vmov.f64	d7, d0
 8002912:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002916:	ee17 3a90 	vmov	r3, s15
 800291a:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				frequency = timerPeriod / rising;						// timer restarts after rising edge so time between two rising edge is whatever is measured
 800291e:	4b84      	ldr	r3, [pc, #528]	; (8002b30 <main+0x974>)
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	b29b      	uxth	r3, r3
 8002924:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	; 0xd2
 8002928:	fbb2 f3f3 	udiv	r3, r2, r3
 800292c:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
			{
 8002930:	e005      	b.n	800293e <main+0x782>
			}
			else
			{
				dutyCycle = 0;
 8002932:	2300      	movs	r3, #0
 8002934:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				frequency = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
			}

			uartTransmitNumber(dutyCycle, 10);
 800293e:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002942:	210a      	movs	r1, #10
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fe31 	bl	80005ac <uartTransmitNumber>
			uartTransmitNumber(frequency, 10);
 800294a:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	; 0xe4
 800294e:	210a      	movs	r1, #10
 8002950:	4618      	mov	r0, r3
 8002952:	f7fd fe2b 	bl	80005ac <uartTransmitNumber>

			if (sdc_in.IMD_OK_IN == 1)
 8002956:	4b78      	ldr	r3, [pc, #480]	; (8002b38 <main+0x97c>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 8121 	beq.w	8002ba8 <main+0x9ec>
			{
				switch (frequency)
 8002966:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	; 0xe4
 800296a:	2b32      	cmp	r3, #50	; 0x32
 800296c:	f300 8116 	bgt.w	8002b9c <main+0x9e0>
 8002970:	2b14      	cmp	r3, #20
 8002972:	da04      	bge.n	800297e <main+0x7c2>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d047      	beq.n	8002a08 <main+0x84c>
 8002978:	2b0a      	cmp	r3, #10
 800297a:	d067      	beq.n	8002a4c <main+0x890>
 800297c:	e10e      	b.n	8002b9c <main+0x9e0>
 800297e:	3b14      	subs	r3, #20
 8002980:	2b1e      	cmp	r3, #30
 8002982:	f200 810b 	bhi.w	8002b9c <main+0x9e0>
 8002986:	a201      	add	r2, pc, #4	; (adr r2, 800298c <main+0x7d0>)
 8002988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298c:	08002a99 	.word	0x08002a99
 8002990:	08002b9d 	.word	0x08002b9d
 8002994:	08002b9d 	.word	0x08002b9d
 8002998:	08002b9d 	.word	0x08002b9d
 800299c:	08002b9d 	.word	0x08002b9d
 80029a0:	08002b9d 	.word	0x08002b9d
 80029a4:	08002b9d 	.word	0x08002b9d
 80029a8:	08002b9d 	.word	0x08002b9d
 80029ac:	08002b9d 	.word	0x08002b9d
 80029b0:	08002b9d 	.word	0x08002b9d
 80029b4:	08002ae5 	.word	0x08002ae5
 80029b8:	08002b9d 	.word	0x08002b9d
 80029bc:	08002b9d 	.word	0x08002b9d
 80029c0:	08002b9d 	.word	0x08002b9d
 80029c4:	08002b9d 	.word	0x08002b9d
 80029c8:	08002b9d 	.word	0x08002b9d
 80029cc:	08002b9d 	.word	0x08002b9d
 80029d0:	08002b9d 	.word	0x08002b9d
 80029d4:	08002b9d 	.word	0x08002b9d
 80029d8:	08002b9d 	.word	0x08002b9d
 80029dc:	08002b49 	.word	0x08002b49
 80029e0:	08002b9d 	.word	0x08002b9d
 80029e4:	08002b9d 	.word	0x08002b9d
 80029e8:	08002b9d 	.word	0x08002b9d
 80029ec:	08002b9d 	.word	0x08002b9d
 80029f0:	08002b9d 	.word	0x08002b9d
 80029f4:	08002b9d 	.word	0x08002b9d
 80029f8:	08002b9d 	.word	0x08002b9d
 80029fc:	08002b9d 	.word	0x08002b9d
 8002a00:	08002b9d 	.word	0x08002b9d
 8002a04:	08002b73 	.word	0x08002b73
				{
					case 0:
						system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);						// Eingang IMD PWM
 8002a08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a0c:	484b      	ldr	r0, [pc, #300]	; (8002b3c <main+0x980>)
 8002a0e:	f002 f817 	bl	8004a40 <HAL_GPIO_ReadPin>
 8002a12:	4603      	mov	r3, r0
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	b2d9      	uxtb	r1, r3
 8002a1a:	4a49      	ldr	r2, [pc, #292]	; (8002b40 <main+0x984>)
 8002a1c:	7813      	ldrb	r3, [r2, #0]
 8002a1e:	f361 03c3 	bfi	r3, r1, #3, #1
 8002a22:	7013      	strb	r3, [r2, #0]
						if (system_in.IMD_PWM == 1)
 8002a24:	4b46      	ldr	r3, [pc, #280]	; (8002b40 <main+0x984>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	f003 0308 	and.w	r3, r3, #8
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d006      	beq.n	8002a40 <main+0x884>
						{
							system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_KL15;
 8002a32:	4a43      	ldr	r2, [pc, #268]	; (8002b40 <main+0x984>)
 8002a34:	7813      	ldrb	r3, [r2, #0]
 8002a36:	2106      	movs	r1, #6
 8002a38:	f361 0302 	bfi	r3, r1, #0, #3
 8002a3c:	7013      	strb	r3, [r2, #0]
						}
						else
						{
							system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_GND;
						}
						break;
 8002a3e:	e10c      	b.n	8002c5a <main+0xa9e>
							system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_GND;
 8002a40:	4a3f      	ldr	r2, [pc, #252]	; (8002b40 <main+0x984>)
 8002a42:	7813      	ldrb	r3, [r2, #0]
 8002a44:	f36f 0302 	bfc	r3, #0, #3
 8002a48:	7013      	strb	r3, [r2, #0]
						break;
 8002a4a:	e106      	b.n	8002c5a <main+0xa9e>
					case 10:
						system_in.IMD_PWM_STATUS = IMD_NORMAL;
 8002a4c:	4a3c      	ldr	r2, [pc, #240]	; (8002b40 <main+0x984>)
 8002a4e:	7813      	ldrb	r3, [r2, #0]
 8002a50:	2101      	movs	r1, #1
 8002a52:	f361 0302 	bfi	r3, r1, #0, #3
 8002a56:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 5 && dutyCycle < 95)								// IMD PWM
 8002a58:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002a5c:	2b05      	cmp	r3, #5
 8002a5e:	d915      	bls.n	8002a8c <main+0x8d0>
 8002a60:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002a64:	2b5e      	cmp	r3, #94	; 0x5e
 8002a66:	d811      	bhi.n	8002a8c <main+0x8d0>
						{
							R_IMD = 90 * 1200 / (dutyCycle - 5) - 1200;
 8002a68:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002a6c:	3b05      	subs	r3, #5
 8002a6e:	4a35      	ldr	r2, [pc, #212]	; (8002b44 <main+0x988>)
 8002a70:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8002a7a:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
							uartTransmitNumber(R_IMD, 10);
 8002a7e:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002a82:	210a      	movs	r1, #10
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fd91 	bl	80005ac <uartTransmitNumber>
						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
						}
						break;
 8002a8a:	e0e6      	b.n	8002c5a <main+0xa9e>
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002a8c:	4a2c      	ldr	r2, [pc, #176]	; (8002b40 <main+0x984>)
 8002a8e:	7813      	ldrb	r3, [r2, #0]
 8002a90:	f043 0307 	orr.w	r3, r3, #7
 8002a94:	7013      	strb	r3, [r2, #0]
						break;
 8002a96:	e0e0      	b.n	8002c5a <main+0xa9e>
					case 20:
						system_in.IMD_PWM_STATUS = IMD_UNTERSPANNUNG;
 8002a98:	4a29      	ldr	r2, [pc, #164]	; (8002b40 <main+0x984>)
 8002a9a:	7813      	ldrb	r3, [r2, #0]
 8002a9c:	2102      	movs	r1, #2
 8002a9e:	f361 0302 	bfi	r3, r1, #0, #3
 8002aa2:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 5 && dutyCycle < 95)								// IMD PWM
 8002aa4:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002aa8:	2b05      	cmp	r3, #5
 8002aaa:	d915      	bls.n	8002ad8 <main+0x91c>
 8002aac:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002ab0:	2b5e      	cmp	r3, #94	; 0x5e
 8002ab2:	d811      	bhi.n	8002ad8 <main+0x91c>
						{
							R_IMD = 90 * 1200 / (dutyCycle - 5) - 1200;
 8002ab4:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002ab8:	3b05      	subs	r3, #5
 8002aba:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <main+0x988>)
 8002abc:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8002ac6:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
							uartTransmitNumber(R_IMD, 10);
 8002aca:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002ace:	210a      	movs	r1, #10
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fd fd6b 	bl	80005ac <uartTransmitNumber>
						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
						}
						break;
 8002ad6:	e0c0      	b.n	8002c5a <main+0xa9e>
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002ad8:	4a19      	ldr	r2, [pc, #100]	; (8002b40 <main+0x984>)
 8002ada:	7813      	ldrb	r3, [r2, #0]
 8002adc:	f043 0307 	orr.w	r3, r3, #7
 8002ae0:	7013      	strb	r3, [r2, #0]
						break;
 8002ae2:	e0ba      	b.n	8002c5a <main+0xa9e>
					case 30:
						system_in.IMD_PWM_STATUS = IMD_SCHNELLSTART;
 8002ae4:	4a16      	ldr	r2, [pc, #88]	; (8002b40 <main+0x984>)
 8002ae6:	7813      	ldrb	r3, [r2, #0]
 8002ae8:	2103      	movs	r1, #3
 8002aea:	f361 0302 	bfi	r3, r1, #0, #3
 8002aee:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 5 && dutyCycle < 11)								// IMD Gut
 8002af0:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002af4:	2b05      	cmp	r3, #5
 8002af6:	d903      	bls.n	8002b00 <main+0x944>
 8002af8:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002afc:	2b0a      	cmp	r3, #10
 8002afe:	d90d      	bls.n	8002b1c <main+0x960>
						{

						}
						else if (dutyCycle > 89 && dutyCycle < 95)							// IMD Schlecht
 8002b00:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b04:	2b59      	cmp	r3, #89	; 0x59
 8002b06:	d903      	bls.n	8002b10 <main+0x954>
 8002b08:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b0c:	2b5e      	cmp	r3, #94	; 0x5e
 8002b0e:	d905      	bls.n	8002b1c <main+0x960>
						{

						}
						else																// IMD Fehlerhaft
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002b10:	4a0b      	ldr	r2, [pc, #44]	; (8002b40 <main+0x984>)
 8002b12:	7813      	ldrb	r3, [r2, #0]
 8002b14:	f043 0307 	orr.w	r3, r3, #7
 8002b18:	7013      	strb	r3, [r2, #0]
						}
						break;
 8002b1a:	e09e      	b.n	8002c5a <main+0xa9e>
 8002b1c:	e09d      	b.n	8002c5a <main+0xa9e>
 8002b1e:	bf00      	nop
 8002b20:	08009598 	.word	0x08009598
 8002b24:	08009444 	.word	0x08009444
 8002b28:	200000e8 	.word	0x200000e8
 8002b2c:	10624dd3 	.word	0x10624dd3
 8002b30:	200000e4 	.word	0x200000e4
 8002b34:	200000e6 	.word	0x200000e6
 8002b38:	20000034 	.word	0x20000034
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	20000030 	.word	0x20000030
 8002b44:	0001a5e0 	.word	0x0001a5e0
					case 40:
						system_in.IMD_PWM_STATUS = IMD_GERAETEFEHLER;
 8002b48:	4a76      	ldr	r2, [pc, #472]	; (8002d24 <main+0xb68>)
 8002b4a:	7813      	ldrb	r3, [r2, #0]
 8002b4c:	2104      	movs	r1, #4
 8002b4e:	f361 0302 	bfi	r3, r1, #0, #3
 8002b52:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 47 && dutyCycle < 53)								// IMD PWM
 8002b54:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b58:	2b2f      	cmp	r3, #47	; 0x2f
 8002b5a:	d903      	bls.n	8002b64 <main+0x9a8>
 8002b5c:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b60:	2b34      	cmp	r3, #52	; 0x34
 8002b62:	d905      	bls.n	8002b70 <main+0x9b4>
						{

						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002b64:	4a6f      	ldr	r2, [pc, #444]	; (8002d24 <main+0xb68>)
 8002b66:	7813      	ldrb	r3, [r2, #0]
 8002b68:	f043 0307 	orr.w	r3, r3, #7
 8002b6c:	7013      	strb	r3, [r2, #0]
						}
						break;
 8002b6e:	e074      	b.n	8002c5a <main+0xa9e>
 8002b70:	e073      	b.n	8002c5a <main+0xa9e>
					case 50:
						system_in.IMD_PWM_STATUS = IMD_ANSCHLUSSFEHLER_ERDE;
 8002b72:	4a6c      	ldr	r2, [pc, #432]	; (8002d24 <main+0xb68>)
 8002b74:	7813      	ldrb	r3, [r2, #0]
 8002b76:	2105      	movs	r1, #5
 8002b78:	f361 0302 	bfi	r3, r1, #0, #3
 8002b7c:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 47 && dutyCycle < 53)								// IMD PWM
 8002b7e:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b82:	2b2f      	cmp	r3, #47	; 0x2f
 8002b84:	d903      	bls.n	8002b8e <main+0x9d2>
 8002b86:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002b8a:	2b34      	cmp	r3, #52	; 0x34
 8002b8c:	d905      	bls.n	8002b9a <main+0x9de>
						{

						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002b8e:	4a65      	ldr	r2, [pc, #404]	; (8002d24 <main+0xb68>)
 8002b90:	7813      	ldrb	r3, [r2, #0]
 8002b92:	f043 0307 	orr.w	r3, r3, #7
 8002b96:	7013      	strb	r3, [r2, #0]
						}
						break;																// IMD Error, kein anderes Ereignis zutrefend
 8002b98:	e05f      	b.n	8002c5a <main+0xa9e>
 8002b9a:	e05e      	b.n	8002c5a <main+0xa9e>
					default:
						system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002b9c:	4a61      	ldr	r2, [pc, #388]	; (8002d24 <main+0xb68>)
 8002b9e:	7813      	ldrb	r3, [r2, #0]
 8002ba0:	f043 0307 	orr.w	r3, r3, #7
 8002ba4:	7013      	strb	r3, [r2, #0]
						break;
 8002ba6:	e058      	b.n	8002c5a <main+0xa9e>
				}
			}
			else
			{
				switch (frequency)
 8002ba8:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	; 0xe4
 8002bac:	2b0a      	cmp	r3, #10
 8002bae:	d002      	beq.n	8002bb6 <main+0x9fa>
 8002bb0:	2b14      	cmp	r3, #20
 8002bb2:	d026      	beq.n	8002c02 <main+0xa46>
 8002bb4:	e04b      	b.n	8002c4e <main+0xa92>
				{

					case 10:
						system_in.IMD_PWM_STATUS = IMD_NORMAL;
 8002bb6:	4a5b      	ldr	r2, [pc, #364]	; (8002d24 <main+0xb68>)
 8002bb8:	7813      	ldrb	r3, [r2, #0]
 8002bba:	2101      	movs	r1, #1
 8002bbc:	f361 0302 	bfi	r3, r1, #0, #3
 8002bc0:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 5 && dutyCycle < 95)								// IMD PWM
 8002bc2:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002bc6:	2b05      	cmp	r3, #5
 8002bc8:	d915      	bls.n	8002bf6 <main+0xa3a>
 8002bca:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002bce:	2b5e      	cmp	r3, #94	; 0x5e
 8002bd0:	d811      	bhi.n	8002bf6 <main+0xa3a>
						{
							R_IMD = 90 * 1200 / (dutyCycle - 5) - 1200;
 8002bd2:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002bd6:	3b05      	subs	r3, #5
 8002bd8:	4a53      	ldr	r2, [pc, #332]	; (8002d28 <main+0xb6c>)
 8002bda:	fb92 f3f3 	sdiv	r3, r2, r3
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8002be4:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
							uartTransmitNumber(R_IMD, 10);
 8002be8:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002bec:	210a      	movs	r1, #10
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fd fcdc 	bl	80005ac <uartTransmitNumber>
						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
						}
						break;
 8002bf4:	e031      	b.n	8002c5a <main+0xa9e>
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002bf6:	4a4b      	ldr	r2, [pc, #300]	; (8002d24 <main+0xb68>)
 8002bf8:	7813      	ldrb	r3, [r2, #0]
 8002bfa:	f043 0307 	orr.w	r3, r3, #7
 8002bfe:	7013      	strb	r3, [r2, #0]
						break;
 8002c00:	e02b      	b.n	8002c5a <main+0xa9e>
					case 20:
						system_in.IMD_PWM_STATUS = IMD_UNTERSPANNUNG;
 8002c02:	4a48      	ldr	r2, [pc, #288]	; (8002d24 <main+0xb68>)
 8002c04:	7813      	ldrb	r3, [r2, #0]
 8002c06:	2102      	movs	r1, #2
 8002c08:	f361 0302 	bfi	r3, r1, #0, #3
 8002c0c:	7013      	strb	r3, [r2, #0]
						if (dutyCycle > 5 && dutyCycle < 95)								// IMD PWM
 8002c0e:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002c12:	2b05      	cmp	r3, #5
 8002c14:	d915      	bls.n	8002c42 <main+0xa86>
 8002c16:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002c1a:	2b5e      	cmp	r3, #94	; 0x5e
 8002c1c:	d811      	bhi.n	8002c42 <main+0xa86>
						{
							R_IMD = 90 * 1200 / (dutyCycle - 5) - 1200;
 8002c1e:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002c22:	3b05      	subs	r3, #5
 8002c24:	4a40      	ldr	r2, [pc, #256]	; (8002d28 <main+0xb6c>)
 8002c26:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8002c30:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
							uartTransmitNumber(R_IMD, 10);
 8002c34:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002c38:	210a      	movs	r1, #10
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fd fcb6 	bl	80005ac <uartTransmitNumber>
						}
						else																// IMD Invalid
						{
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
						}
						break;																// IMD Error, kein anderes Ereignis zutrefend
 8002c40:	e00b      	b.n	8002c5a <main+0xa9e>
							system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002c42:	4a38      	ldr	r2, [pc, #224]	; (8002d24 <main+0xb68>)
 8002c44:	7813      	ldrb	r3, [r2, #0]
 8002c46:	f043 0307 	orr.w	r3, r3, #7
 8002c4a:	7013      	strb	r3, [r2, #0]
						break;																// IMD Error, kein anderes Ereignis zutrefend
 8002c4c:	e005      	b.n	8002c5a <main+0xa9e>
					default:
						system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;
 8002c4e:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <main+0xb68>)
 8002c50:	7813      	ldrb	r3, [r2, #0]
 8002c52:	f043 0307 	orr.w	r3, r3, #7
 8002c56:	7013      	strb	r3, [r2, #0]
						break;
 8002c58:	bf00      	nop
				}
			}
	
			count = 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
		}
		
		if ((count % 250) == 0)
 8002c60:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 8002c64:	4a31      	ldr	r2, [pc, #196]	; (8002d2c <main+0xb70>)
 8002c66:	fba2 1203 	umull	r1, r2, r2, r3
 8002c6a:	0912      	lsrs	r2, r2, #4
 8002c6c:	21fa      	movs	r1, #250	; 0xfa
 8002c6e:	fb01 f202 	mul.w	r2, r1, r2
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d14c      	bne.n	8002d14 <main+0xb58>
		{
			readall_inputs();
 8002c7a:	f7fe fe1b 	bl	80018b4 <readall_inputs>

			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 8002c7e:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <main+0xb74>)
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			OutData[1] = highcurrent_out.high_out;
 8002c86:	4b2b      	ldr	r3, [pc, #172]	; (8002d34 <main+0xb78>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			OutData[2] = leuchten_out.ledoutput;
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	; (8002d38 <main+0xb7c>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			OutData[3] = komfort_out.komfortoutput;
 8002c96:	4b29      	ldr	r3, [pc, #164]	; (8002d3c <main+0xb80>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	
			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX0);
 8002c9e:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8002ca2:	f107 0118 	add.w	r1, r7, #24
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	4825      	ldr	r0, [pc, #148]	; (8002d40 <main+0xb84>)
 8002caa:	f001 fb09 	bl	80042c0 <HAL_CAN_AddTxMessage>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
			hal_error(status);
 8002cb4:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fe fdcb 	bl	8001854 <hal_error>

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] = system_in.systeminput;
 8002cbe:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <main+0xb68>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
			InData[1] = sdc_in.sdcinput;
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <main+0xb88>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			InData[2] = komfort_in.komfortinput;
 8002cce:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <main+0xb8c>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX0);
 8002cd6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002cda:	4639      	mov	r1, r7
 8002cdc:	2301      	movs	r3, #1
 8002cde:	4818      	ldr	r0, [pc, #96]	; (8002d40 <main+0xb84>)
 8002ce0:	f001 faee 	bl	80042c0 <HAL_CAN_AddTxMessage>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
			hal_error(status);
 8002cea:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fe fdb0 	bl	8001854 <hal_error>
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 8002cf4:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8002cf8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	4810      	ldr	r0, [pc, #64]	; (8002d40 <main+0xb84>)
 8002d00:	f001 fade 	bl	80042c0 <HAL_CAN_AddTxMessage>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
			hal_error(status);
 8002d0a:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fe fda0 	bl	8001854 <hal_error>
		}

		// Zuruecksetzen des Start Flags, damit Tasks erst nach einer ms wieder aufgerufen werden kann
		start_flag = 0;																		// Zuruechsetze Start Flag
 8002d14:	2300      	movs	r3, #0
 8002d16:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
		ltc6811(ADCVC | MD73 | CELLALL);
 8002d1a:	e463      	b.n	80025e4 <main+0x428>
  }
  /* USER CODE END 3 */
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	37e8      	adds	r7, #232	; 0xe8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bdb0      	pop	{r4, r5, r7, pc}
 8002d24:	20000030 	.word	0x20000030
 8002d28:	0001a5e0 	.word	0x0001a5e0
 8002d2c:	10624dd3 	.word	0x10624dd3
 8002d30:	2000003c 	.word	0x2000003c
 8002d34:	20000040 	.word	0x20000040
 8002d38:	20000044 	.word	0x20000044
 8002d3c:	20000048 	.word	0x20000048
 8002d40:	200000bc 	.word	0x200000bc
 8002d44:	20000034 	.word	0x20000034
 8002d48:	20000038 	.word	0x20000038

08002d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b094      	sub	sp, #80	; 0x50
 8002d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d52:	f107 031c 	add.w	r3, r7, #28
 8002d56:	2234      	movs	r2, #52	; 0x34
 8002d58:	2100      	movs	r1, #0
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f006 f8f0 	bl	8008f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d60:	f107 0308 	add.w	r3, r7, #8
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d70:	4b2c      	ldr	r3, [pc, #176]	; (8002e24 <SystemClock_Config+0xd8>)
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	4a2b      	ldr	r2, [pc, #172]	; (8002e24 <SystemClock_Config+0xd8>)
 8002d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d7c:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <SystemClock_Config+0xd8>)
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d88:	4b27      	ldr	r3, [pc, #156]	; (8002e28 <SystemClock_Config+0xdc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a26      	ldr	r2, [pc, #152]	; (8002e28 <SystemClock_Config+0xdc>)
 8002d8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d92:	6013      	str	r3, [r2, #0]
 8002d94:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <SystemClock_Config+0xdc>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d9c:	603b      	str	r3, [r7, #0]
 8002d9e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002da0:	2301      	movs	r3, #1
 8002da2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002da4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002da8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002daa:	2302      	movs	r3, #2
 8002dac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002db2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002db4:	2319      	movs	r3, #25
 8002db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002db8:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002dbc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dca:	f107 031c 	add.w	r3, r7, #28
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f001 feb8 	bl	8004b44 <HAL_RCC_OscConfig>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002dda:	f000 f871 	bl	8002ec0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002dde:	f001 fe61 	bl	8004aa4 <HAL_PWREx_EnableOverDrive>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002de8:	f000 f86a 	bl	8002ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dec:	230f      	movs	r3, #15
 8002dee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002df0:	2302      	movs	r3, #2
 8002df2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002df4:	2300      	movs	r3, #0
 8002df6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002df8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002dfc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002dfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e02:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002e04:	f107 0308 	add.w	r3, r7, #8
 8002e08:	2107      	movs	r1, #7
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f002 f948 	bl	80050a0 <HAL_RCC_ClockConfig>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002e16:	f000 f853 	bl	8002ec0 <Error_Handler>
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	3750      	adds	r7, #80	; 0x50
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40007000 	.word	0x40007000

08002e2c <HAL_TIM_PeriodElapsedCallback>:
	can_change = 1;
}

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b590      	push	{r4, r7, lr}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a1d      	ldr	r2, [pc, #116]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d102      	bne.n	8002e42 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;
 8002e3c:	4b1c      	ldr	r3, [pc, #112]	; (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
	}

	// Timer IMD
	if (htim == &htim1)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a1b      	ldr	r2, [pc, #108]	; (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d12c      	bne.n	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	7f1b      	ldrb	r3, [r3, #28]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d112      	bne.n	8002e78 <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			rising = calculateMovingAverage(rising, HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1), 64);
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	b29c      	uxth	r4, r3
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4816      	ldr	r0, [pc, #88]	; (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002e5c:	f004 fcde 	bl	800781c <HAL_TIM_ReadCapturedValue>
 8002e60:	4603      	mov	r3, r0
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	2240      	movs	r2, #64	; 0x40
 8002e66:	4619      	mov	r1, r3
 8002e68:	4620      	mov	r0, r4
 8002e6a:	f7ff f96d 	bl	8002148 <calculateMovingAverage>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b11      	ldr	r3, [pc, #68]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002e74:	801a      	strh	r2, [r3, #0]
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
		{
			falling = calculateMovingAverage(falling, HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2), 64);
		}
	}
}
 8002e76:	e015      	b.n	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x78>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	7f1b      	ldrb	r3, [r3, #28]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d111      	bne.n	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x78>
			falling = calculateMovingAverage(falling, HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2), 64);
 8002e80:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002e82:	881b      	ldrh	r3, [r3, #0]
 8002e84:	b29c      	uxth	r4, r3
 8002e86:	2104      	movs	r1, #4
 8002e88:	480a      	ldr	r0, [pc, #40]	; (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002e8a:	f004 fcc7 	bl	800781c <HAL_TIM_ReadCapturedValue>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2240      	movs	r2, #64	; 0x40
 8002e94:	4619      	mov	r1, r3
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7ff f956 	bl	8002148 <calculateMovingAverage>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002ea2:	801a      	strh	r2, [r3, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd90      	pop	{r4, r7, pc}
 8002eac:	2000024c 	.word	0x2000024c
 8002eb0:	200000e8 	.word	0x200000e8
 8002eb4:	200001b4 	.word	0x200001b4
 8002eb8:	200000e4 	.word	0x200000e4
 8002ebc:	200000e6 	.word	0x200000e6

08002ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec4:	b672      	cpsid	i
}
 8002ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8002ec8:	4a11      	ldr	r2, [pc, #68]	; (8002f10 <Error_Handler+0x50>)
 8002eca:	7813      	ldrb	r3, [r2, #0]
 8002ecc:	f043 0320 	orr.w	r3, r3, #32
 8002ed0:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8002ed2:	4b0f      	ldr	r3, [pc, #60]	; (8002f10 <Error_Handler+0x50>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	461a      	mov	r2, r3
 8002ede:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ee2:	480c      	ldr	r0, [pc, #48]	; (8002f14 <Error_Handler+0x54>)
 8002ee4:	f001 fdc4 	bl	8004a70 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8002ee8:	4a09      	ldr	r2, [pc, #36]	; (8002f10 <Error_Handler+0x50>)
 8002eea:	7813      	ldrb	r3, [r2, #0]
 8002eec:	f36f 1386 	bfc	r3, #6, #1
 8002ef0:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// Fehler LED ausschalten
 8002ef2:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <Error_Handler+0x50>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	461a      	mov	r2, r3
 8002efe:	2104      	movs	r1, #4
 8002f00:	4804      	ldr	r0, [pc, #16]	; (8002f14 <Error_Handler+0x54>)
 8002f02:	f001 fdb5 	bl	8004a70 <HAL_GPIO_WritePin>

	// Sende Nachricht auf Uart-Interface
#ifdef DEBUG
#define STRING_ERROR_HANDLER			"Error Handler wird ausgefuehrt!!!"
	uartTransmit(STRING_ERROR_HANDLER, sizeof(STRING_ERROR_HANDLER));
 8002f06:	2122      	movs	r1, #34	; 0x22
 8002f08:	4803      	ldr	r0, [pc, #12]	; (8002f18 <Error_Handler+0x58>)
 8002f0a:	f7fd fb3b 	bl	8000584 <uartTransmit>
#endif
	// Beginne Endlosschleife nachdem Fehler aufgetreten ist
	while (1)
 8002f0e:	e7fe      	b.n	8002f0e <Error_Handler+0x4e>
 8002f10:	20000044 	.word	0x20000044
 8002f14:	40020400 	.word	0x40020400
 8002f18:	080095f4 	.word	0x080095f4

08002f1c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f20:	4b1b      	ldr	r3, [pc, #108]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f22:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <MX_SPI1_Init+0x78>)
 8002f24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f2e:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f34:	4b16      	ldr	r3, [pc, #88]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f36:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002f3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f42:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002f48:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f4a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002f4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002f50:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f52:	2230      	movs	r2, #48	; 0x30
 8002f54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f56:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f5c:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f62:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f68:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f6a:	2207      	movs	r2, #7
 8002f6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f6e:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f74:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f76:	2208      	movs	r2, #8
 8002f78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f7a:	4805      	ldr	r0, [pc, #20]	; (8002f90 <MX_SPI1_Init+0x74>)
 8002f7c:	f002 fe9e 	bl	8005cbc <HAL_SPI_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002f86:	f7ff ff9b 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	200000ec 	.word	0x200000ec
 8002f94:	40013000 	.word	0x40013000

08002f98 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002f9c:	4b1b      	ldr	r3, [pc, #108]	; (800300c <MX_SPI4_Init+0x74>)
 8002f9e:	4a1c      	ldr	r2, [pc, #112]	; (8003010 <MX_SPI4_Init+0x78>)
 8002fa0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002fa2:	4b1a      	ldr	r3, [pc, #104]	; (800300c <MX_SPI4_Init+0x74>)
 8002fa4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fa8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002faa:	4b18      	ldr	r3, [pc, #96]	; (800300c <MX_SPI4_Init+0x74>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fb0:	4b16      	ldr	r3, [pc, #88]	; (800300c <MX_SPI4_Init+0x74>)
 8002fb2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002fb6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002fb8:	4b14      	ldr	r3, [pc, #80]	; (800300c <MX_SPI4_Init+0x74>)
 8002fba:	2202      	movs	r2, #2
 8002fbc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002fbe:	4b13      	ldr	r3, [pc, #76]	; (800300c <MX_SPI4_Init+0x74>)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002fc4:	4b11      	ldr	r3, [pc, #68]	; (800300c <MX_SPI4_Init+0x74>)
 8002fc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fca:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	; (800300c <MX_SPI4_Init+0x74>)
 8002fce:	2230      	movs	r2, #48	; 0x30
 8002fd0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <MX_SPI4_Init+0x74>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	; (800300c <MX_SPI4_Init+0x74>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fde:	4b0b      	ldr	r3, [pc, #44]	; (800300c <MX_SPI4_Init+0x74>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002fe4:	4b09      	ldr	r3, [pc, #36]	; (800300c <MX_SPI4_Init+0x74>)
 8002fe6:	2207      	movs	r2, #7
 8002fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fea:	4b08      	ldr	r3, [pc, #32]	; (800300c <MX_SPI4_Init+0x74>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002ff0:	4b06      	ldr	r3, [pc, #24]	; (800300c <MX_SPI4_Init+0x74>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002ff6:	4805      	ldr	r0, [pc, #20]	; (800300c <MX_SPI4_Init+0x74>)
 8002ff8:	f002 fe60 	bl	8005cbc <HAL_SPI_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003002:	f7ff ff5d 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000150 	.word	0x20000150
 8003010:	40013400 	.word	0x40013400

08003014 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b08c      	sub	sp, #48	; 0x30
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800301c:	f107 031c 	add.w	r3, r7, #28
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	605a      	str	r2, [r3, #4]
 8003026:	609a      	str	r2, [r3, #8]
 8003028:	60da      	str	r2, [r3, #12]
 800302a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a3d      	ldr	r2, [pc, #244]	; (8003128 <HAL_SPI_MspInit+0x114>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d145      	bne.n	80030c2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003036:	4b3d      	ldr	r3, [pc, #244]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303a:	4a3c      	ldr	r2, [pc, #240]	; (800312c <HAL_SPI_MspInit+0x118>)
 800303c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003040:	6453      	str	r3, [r2, #68]	; 0x44
 8003042:	4b3a      	ldr	r3, [pc, #232]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003046:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800304a:	61bb      	str	r3, [r7, #24]
 800304c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800304e:	4b37      	ldr	r3, [pc, #220]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	4a36      	ldr	r2, [pc, #216]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003054:	f043 0308 	orr.w	r3, r3, #8
 8003058:	6313      	str	r3, [r2, #48]	; 0x30
 800305a:	4b34      	ldr	r3, [pc, #208]	; (800312c <HAL_SPI_MspInit+0x118>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003066:	4b31      	ldr	r3, [pc, #196]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306a:	4a30      	ldr	r2, [pc, #192]	; (800312c <HAL_SPI_MspInit+0x118>)
 800306c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003070:	6313      	str	r3, [r2, #48]	; 0x30
 8003072:	4b2e      	ldr	r3, [pc, #184]	; (800312c <HAL_SPI_MspInit+0x118>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307a:	613b      	str	r3, [r7, #16]
 800307c:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PG10     ------> SPI1_NSS
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = POTI_MOSI_Pin;
 800307e:	2380      	movs	r3, #128	; 0x80
 8003080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003082:	2302      	movs	r3, #2
 8003084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800308a:	2303      	movs	r3, #3
 800308c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800308e:	2305      	movs	r3, #5
 8003090:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(POTI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003092:	f107 031c 	add.w	r3, r7, #28
 8003096:	4619      	mov	r1, r3
 8003098:	4825      	ldr	r0, [pc, #148]	; (8003130 <HAL_SPI_MspInit+0x11c>)
 800309a:	f001 fb25 	bl	80046e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTI_CS_Pin|POTI_SCK_Pin;
 800309e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80030a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a4:	2302      	movs	r3, #2
 80030a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ac:	2303      	movs	r3, #3
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030b0:	2305      	movs	r3, #5
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030b4:	f107 031c 	add.w	r3, r7, #28
 80030b8:	4619      	mov	r1, r3
 80030ba:	481e      	ldr	r0, [pc, #120]	; (8003134 <HAL_SPI_MspInit+0x120>)
 80030bc:	f001 fb14 	bl	80046e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80030c0:	e02d      	b.n	800311e <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI4)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a1c      	ldr	r2, [pc, #112]	; (8003138 <HAL_SPI_MspInit+0x124>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d128      	bne.n	800311e <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80030cc:	4b17      	ldr	r3, [pc, #92]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d0:	4a16      	ldr	r2, [pc, #88]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030d6:	6453      	str	r3, [r2, #68]	; 0x44
 80030d8:	4b14      	ldr	r3, [pc, #80]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e8:	4a10      	ldr	r2, [pc, #64]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030ea:	f043 0310 	orr.w	r3, r3, #16
 80030ee:	6313      	str	r3, [r2, #48]	; 0x30
 80030f0:	4b0e      	ldr	r3, [pc, #56]	; (800312c <HAL_SPI_MspInit+0x118>)
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	60bb      	str	r3, [r7, #8]
 80030fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ISOSPI_SCK_Pin|ISOSPI_MISO_Pin|ISOSPI_MOSI_Pin;
 80030fc:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003102:	2302      	movs	r3, #2
 8003104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003106:	2300      	movs	r3, #0
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800310a:	2303      	movs	r3, #3
 800310c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800310e:	2305      	movs	r3, #5
 8003110:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003112:	f107 031c 	add.w	r3, r7, #28
 8003116:	4619      	mov	r1, r3
 8003118:	4808      	ldr	r0, [pc, #32]	; (800313c <HAL_SPI_MspInit+0x128>)
 800311a:	f001 fae5 	bl	80046e8 <HAL_GPIO_Init>
}
 800311e:	bf00      	nop
 8003120:	3730      	adds	r7, #48	; 0x30
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40013000 	.word	0x40013000
 800312c:	40023800 	.word	0x40023800
 8003130:	40020c00 	.word	0x40020c00
 8003134:	40021800 	.word	0x40021800
 8003138:	40013400 	.word	0x40013400
 800313c:	40021000 	.word	0x40021000

08003140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003146:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <HAL_MspInit+0x44>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	4a0e      	ldr	r2, [pc, #56]	; (8003184 <HAL_MspInit+0x44>)
 800314c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003150:	6413      	str	r3, [r2, #64]	; 0x40
 8003152:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <HAL_MspInit+0x44>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800315e:	4b09      	ldr	r3, [pc, #36]	; (8003184 <HAL_MspInit+0x44>)
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	4a08      	ldr	r2, [pc, #32]	; (8003184 <HAL_MspInit+0x44>)
 8003164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003168:	6453      	str	r3, [r2, #68]	; 0x44
 800316a:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_MspInit+0x44>)
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003172:	603b      	str	r3, [r7, #0]
 8003174:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40023800 	.word	0x40023800

08003188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800318c:	bf00      	nop
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003196:	b480      	push	{r7}
 8003198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800319a:	e7fe      	b.n	800319a <HardFault_Handler+0x4>

0800319c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a0:	e7fe      	b.n	80031a0 <MemManage_Handler+0x4>

080031a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031a6:	e7fe      	b.n	80031a6 <BusFault_Handler+0x4>

080031a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031ac:	e7fe      	b.n	80031ac <UsageFault_Handler+0x4>

080031ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031c0:	bf00      	nop
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031ca:	b480      	push	{r7}
 80031cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031dc:	f000 fb24 	bl	8003828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031e8:	4802      	ldr	r0, [pc, #8]	; (80031f4 <TIM1_CC_IRQHandler+0x10>)
 80031ea:	f004 f805 	bl	80071f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	200001b4 	.word	0x200001b4

080031f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031fc:	4802      	ldr	r0, [pc, #8]	; (8003208 <TIM6_DAC_IRQHandler+0x10>)
 80031fe:	f003 fffb 	bl	80071f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	2000024c 	.word	0x2000024c

0800320c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003210:	4b08      	ldr	r3, [pc, #32]	; (8003234 <SystemInit+0x28>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	4a07      	ldr	r2, [pc, #28]	; (8003234 <SystemInit+0x28>)
 8003218:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800321c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003220:	4b04      	ldr	r3, [pc, #16]	; (8003234 <SystemInit+0x28>)
 8003222:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003226:	609a      	str	r2, [r3, #8]
#endif
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000ed00 	.word	0xe000ed00

08003238 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08c      	sub	sp, #48	; 0x30
 800323c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800323e:	f107 031c 	add.w	r3, r7, #28
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	605a      	str	r2, [r3, #4]
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	60da      	str	r2, [r3, #12]
 800324c:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800324e:	f107 030c 	add.w	r3, r7, #12
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800325c:	463b      	mov	r3, r7
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	605a      	str	r2, [r3, #4]
 8003264:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003266:	4b36      	ldr	r3, [pc, #216]	; (8003340 <MX_TIM1_Init+0x108>)
 8003268:	4a36      	ldr	r2, [pc, #216]	; (8003344 <MX_TIM1_Init+0x10c>)
 800326a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 675 - 1;
 800326c:	4b34      	ldr	r3, [pc, #208]	; (8003340 <MX_TIM1_Init+0x108>)
 800326e:	f240 22a2 	movw	r2, #674	; 0x2a2
 8003272:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003274:	4b32      	ldr	r3, [pc, #200]	; (8003340 <MX_TIM1_Init+0x108>)
 8003276:	2200      	movs	r2, #0
 8003278:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800327a:	4b31      	ldr	r3, [pc, #196]	; (8003340 <MX_TIM1_Init+0x108>)
 800327c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003280:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003282:	4b2f      	ldr	r3, [pc, #188]	; (8003340 <MX_TIM1_Init+0x108>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003288:	4b2d      	ldr	r3, [pc, #180]	; (8003340 <MX_TIM1_Init+0x108>)
 800328a:	2200      	movs	r2, #0
 800328c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800328e:	4b2c      	ldr	r3, [pc, #176]	; (8003340 <MX_TIM1_Init+0x108>)
 8003290:	2200      	movs	r2, #0
 8003292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003294:	482a      	ldr	r0, [pc, #168]	; (8003340 <MX_TIM1_Init+0x108>)
 8003296:	f003 fe08 	bl	8006eaa <HAL_TIM_IC_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80032a0:	f7ff fe0e 	bl	8002ec0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80032a4:	2304      	movs	r3, #4
 80032a6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80032a8:	2350      	movs	r3, #80	; 0x50
 80032aa:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032ac:	2300      	movs	r3, #0
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80032b0:	2300      	movs	r3, #0
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80032b4:	2300      	movs	r3, #0
 80032b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80032b8:	f107 031c 	add.w	r3, r7, #28
 80032bc:	4619      	mov	r1, r3
 80032be:	4820      	ldr	r0, [pc, #128]	; (8003340 <MX_TIM1_Init+0x108>)
 80032c0:	f004 fa6a 	bl	8007798 <HAL_TIM_SlaveConfigSynchro>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80032ca:	f7ff fdf9 	bl	8002ec0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80032d2:	2301      	movs	r3, #1
 80032d4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80032de:	f107 030c 	add.w	r3, r7, #12
 80032e2:	2200      	movs	r2, #0
 80032e4:	4619      	mov	r1, r3
 80032e6:	4816      	ldr	r0, [pc, #88]	; (8003340 <MX_TIM1_Init+0x108>)
 80032e8:	f004 f8a5 	bl	8007436 <HAL_TIM_IC_ConfigChannel>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80032f2:	f7ff fde5 	bl	8002ec0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80032f6:	2302      	movs	r3, #2
 80032f8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80032fa:	2302      	movs	r3, #2
 80032fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80032fe:	f107 030c 	add.w	r3, r7, #12
 8003302:	2204      	movs	r2, #4
 8003304:	4619      	mov	r1, r3
 8003306:	480e      	ldr	r0, [pc, #56]	; (8003340 <MX_TIM1_Init+0x108>)
 8003308:	f004 f895 	bl	8007436 <HAL_TIM_IC_ConfigChannel>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8003312:	f7ff fdd5 	bl	8002ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800331a:	2300      	movs	r3, #0
 800331c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800331e:	2300      	movs	r3, #0
 8003320:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003322:	463b      	mov	r3, r7
 8003324:	4619      	mov	r1, r3
 8003326:	4806      	ldr	r0, [pc, #24]	; (8003340 <MX_TIM1_Init+0x108>)
 8003328:	f005 f844 	bl	80083b4 <HAL_TIMEx_MasterConfigSynchronization>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8003332:	f7ff fdc5 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003336:	bf00      	nop
 8003338:	3730      	adds	r7, #48	; 0x30
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	200001b4 	.word	0x200001b4
 8003344:	40010000 	.word	0x40010000

08003348 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08a      	sub	sp, #40	; 0x28
 800334c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800334e:	f107 031c 	add.w	r3, r7, #28
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	605a      	str	r2, [r3, #4]
 8003358:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800335a:	463b      	mov	r3, r7
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	611a      	str	r2, [r3, #16]
 8003368:	615a      	str	r2, [r3, #20]
 800336a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800336c:	4b32      	ldr	r3, [pc, #200]	; (8003438 <MX_TIM4_Init+0xf0>)
 800336e:	4a33      	ldr	r2, [pc, #204]	; (800343c <MX_TIM4_Init+0xf4>)
 8003370:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003372:	4b31      	ldr	r3, [pc, #196]	; (8003438 <MX_TIM4_Init+0xf0>)
 8003374:	2200      	movs	r2, #0
 8003376:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003378:	4b2f      	ldr	r3, [pc, #188]	; (8003438 <MX_TIM4_Init+0xf0>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800337e:	4b2e      	ldr	r3, [pc, #184]	; (8003438 <MX_TIM4_Init+0xf0>)
 8003380:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003384:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003386:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <MX_TIM4_Init+0xf0>)
 8003388:	2200      	movs	r2, #0
 800338a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800338c:	4b2a      	ldr	r3, [pc, #168]	; (8003438 <MX_TIM4_Init+0xf0>)
 800338e:	2200      	movs	r2, #0
 8003390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003392:	4829      	ldr	r0, [pc, #164]	; (8003438 <MX_TIM4_Init+0xf0>)
 8003394:	f003 fd32 	bl	8006dfc <HAL_TIM_PWM_Init>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800339e:	f7ff fd8f 	bl	8002ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80033aa:	f107 031c 	add.w	r3, r7, #28
 80033ae:	4619      	mov	r1, r3
 80033b0:	4821      	ldr	r0, [pc, #132]	; (8003438 <MX_TIM4_Init+0xf0>)
 80033b2:	f004 ffff 	bl	80083b4 <HAL_TIMEx_MasterConfigSynchronization>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80033bc:	f7ff fd80 	bl	8002ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033c0:	2360      	movs	r3, #96	; 0x60
 80033c2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c8:	2300      	movs	r3, #0
 80033ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033d0:	463b      	mov	r3, r7
 80033d2:	2200      	movs	r2, #0
 80033d4:	4619      	mov	r1, r3
 80033d6:	4818      	ldr	r0, [pc, #96]	; (8003438 <MX_TIM4_Init+0xf0>)
 80033d8:	f004 f8ca 	bl	8007570 <HAL_TIM_PWM_ConfigChannel>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80033e2:	f7ff fd6d 	bl	8002ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033e6:	463b      	mov	r3, r7
 80033e8:	2204      	movs	r2, #4
 80033ea:	4619      	mov	r1, r3
 80033ec:	4812      	ldr	r0, [pc, #72]	; (8003438 <MX_TIM4_Init+0xf0>)
 80033ee:	f004 f8bf 	bl	8007570 <HAL_TIM_PWM_ConfigChannel>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80033f8:	f7ff fd62 	bl	8002ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033fc:	463b      	mov	r3, r7
 80033fe:	2208      	movs	r2, #8
 8003400:	4619      	mov	r1, r3
 8003402:	480d      	ldr	r0, [pc, #52]	; (8003438 <MX_TIM4_Init+0xf0>)
 8003404:	f004 f8b4 	bl	8007570 <HAL_TIM_PWM_ConfigChannel>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 800340e:	f7ff fd57 	bl	8002ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003412:	463b      	mov	r3, r7
 8003414:	220c      	movs	r2, #12
 8003416:	4619      	mov	r1, r3
 8003418:	4807      	ldr	r0, [pc, #28]	; (8003438 <MX_TIM4_Init+0xf0>)
 800341a:	f004 f8a9 	bl	8007570 <HAL_TIM_PWM_ConfigChannel>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8003424:	f7ff fd4c 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003428:	4803      	ldr	r0, [pc, #12]	; (8003438 <MX_TIM4_Init+0xf0>)
 800342a:	f000 f8d1 	bl	80035d0 <HAL_TIM_MspPostInit>

}
 800342e:	bf00      	nop
 8003430:	3728      	adds	r7, #40	; 0x28
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000200 	.word	0x20000200
 800343c:	40000800 	.word	0x40000800

08003440 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003446:	1d3b      	adds	r3, r7, #4
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003450:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <MX_TIM6_Init+0x64>)
 8003452:	4a15      	ldr	r2, [pc, #84]	; (80034a8 <MX_TIM6_Init+0x68>)
 8003454:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27;
 8003456:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <MX_TIM6_Init+0x64>)
 8003458:	221b      	movs	r2, #27
 800345a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345c:	4b11      	ldr	r3, [pc, #68]	; (80034a4 <MX_TIM6_Init+0x64>)
 800345e:	2200      	movs	r2, #0
 8003460:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000;
 8003462:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <MX_TIM6_Init+0x64>)
 8003464:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003468:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800346a:	4b0e      	ldr	r3, [pc, #56]	; (80034a4 <MX_TIM6_Init+0x64>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003470:	480c      	ldr	r0, [pc, #48]	; (80034a4 <MX_TIM6_Init+0x64>)
 8003472:	f003 fb83 	bl	8006b7c <HAL_TIM_Base_Init>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800347c:	f7ff fd20 	bl	8002ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003480:	2300      	movs	r3, #0
 8003482:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003488:	1d3b      	adds	r3, r7, #4
 800348a:	4619      	mov	r1, r3
 800348c:	4805      	ldr	r0, [pc, #20]	; (80034a4 <MX_TIM6_Init+0x64>)
 800348e:	f004 ff91 	bl	80083b4 <HAL_TIMEx_MasterConfigSynchronization>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003498:	f7ff fd12 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800349c:	bf00      	nop
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	2000024c 	.word	0x2000024c
 80034a8:	40001000 	.word	0x40001000

080034ac <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08a      	sub	sp, #40	; 0x28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 0314 	add.w	r3, r7, #20
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1b      	ldr	r2, [pc, #108]	; (8003538 <HAL_TIM_IC_MspInit+0x8c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d130      	bne.n	8003530 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ce:	4b1b      	ldr	r3, [pc, #108]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	4a1a      	ldr	r2, [pc, #104]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6453      	str	r3, [r2, #68]	; 0x44
 80034da:	4b18      	ldr	r3, [pc, #96]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	613b      	str	r3, [r7, #16]
 80034e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034e6:	4b15      	ldr	r3, [pc, #84]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ea:	4a14      	ldr	r2, [pc, #80]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034ec:	f043 0310 	orr.w	r3, r3, #16
 80034f0:	6313      	str	r3, [r2, #48]	; 0x30
 80034f2:	4b12      	ldr	r3, [pc, #72]	; (800353c <HAL_TIM_IC_MspInit+0x90>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f003 0310 	and.w	r3, r3, #16
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = IMD_PWM_Pin;
 80034fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350c:	2300      	movs	r3, #0
 800350e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003510:	2301      	movs	r3, #1
 8003512:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IMD_PWM_GPIO_Port, &GPIO_InitStruct);
 8003514:	f107 0314 	add.w	r3, r7, #20
 8003518:	4619      	mov	r1, r3
 800351a:	4809      	ldr	r0, [pc, #36]	; (8003540 <HAL_TIM_IC_MspInit+0x94>)
 800351c:	f001 f8e4 	bl	80046e8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	201b      	movs	r0, #27
 8003526:	f001 f8a8 	bl	800467a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800352a:	201b      	movs	r0, #27
 800352c:	f001 f8c1 	bl	80046b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003530:	bf00      	nop
 8003532:	3728      	adds	r7, #40	; 0x28
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40010000 	.word	0x40010000
 800353c:	40023800 	.word	0x40023800
 8003540:	40021000 	.word	0x40021000

08003544 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a0a      	ldr	r2, [pc, #40]	; (800357c <HAL_TIM_PWM_MspInit+0x38>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d10b      	bne.n	800356e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003556:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <HAL_TIM_PWM_MspInit+0x3c>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	4a09      	ldr	r2, [pc, #36]	; (8003580 <HAL_TIM_PWM_MspInit+0x3c>)
 800355c:	f043 0304 	orr.w	r3, r3, #4
 8003560:	6413      	str	r3, [r2, #64]	; 0x40
 8003562:	4b07      	ldr	r3, [pc, #28]	; (8003580 <HAL_TIM_PWM_MspInit+0x3c>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800356e:	bf00      	nop
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40000800 	.word	0x40000800
 8003580:	40023800 	.word	0x40023800

08003584 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a0d      	ldr	r2, [pc, #52]	; (80035c8 <HAL_TIM_Base_MspInit+0x44>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d113      	bne.n	80035be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003596:	4b0d      	ldr	r3, [pc, #52]	; (80035cc <HAL_TIM_Base_MspInit+0x48>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	4a0c      	ldr	r2, [pc, #48]	; (80035cc <HAL_TIM_Base_MspInit+0x48>)
 800359c:	f043 0310 	orr.w	r3, r3, #16
 80035a0:	6413      	str	r3, [r2, #64]	; 0x40
 80035a2:	4b0a      	ldr	r3, [pc, #40]	; (80035cc <HAL_TIM_Base_MspInit+0x48>)
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	f003 0310 	and.w	r3, r3, #16
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2100      	movs	r1, #0
 80035b2:	2036      	movs	r0, #54	; 0x36
 80035b4:	f001 f861 	bl	800467a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80035b8:	2036      	movs	r0, #54	; 0x36
 80035ba:	f001 f87a 	bl	80046b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80035be:	bf00      	nop
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	40001000 	.word	0x40001000
 80035cc:	40023800 	.word	0x40023800

080035d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d8:	f107 030c 	add.w	r3, r7, #12
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a11      	ldr	r2, [pc, #68]	; (8003634 <HAL_TIM_MspPostInit+0x64>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d11c      	bne.n	800362c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035f2:	4b11      	ldr	r3, [pc, #68]	; (8003638 <HAL_TIM_MspPostInit+0x68>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a10      	ldr	r2, [pc, #64]	; (8003638 <HAL_TIM_MspPostInit+0x68>)
 80035f8:	f043 0308 	orr.w	r3, r3, #8
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <HAL_TIM_MspPostInit+0x68>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	60bb      	str	r3, [r7, #8]
 8003608:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_HV_N_Pin|PWM_HV_P_Pin|PWM_HV_M_Pin|PWM_HV_Charger_Pin;
 800360a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800360e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003610:	2302      	movs	r3, #2
 8003612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003618:	2300      	movs	r3, #0
 800361a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800361c:	2302      	movs	r3, #2
 800361e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003620:	f107 030c 	add.w	r3, r7, #12
 8003624:	4619      	mov	r1, r3
 8003626:	4805      	ldr	r0, [pc, #20]	; (800363c <HAL_TIM_MspPostInit+0x6c>)
 8003628:	f001 f85e 	bl	80046e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800362c:	bf00      	nop
 800362e:	3720      	adds	r7, #32
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40000800 	.word	0x40000800
 8003638:	40023800 	.word	0x40023800
 800363c:	40020c00 	.word	0x40020c00

08003640 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003644:	4b14      	ldr	r3, [pc, #80]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003646:	4a15      	ldr	r2, [pc, #84]	; (800369c <MX_USART2_UART_Init+0x5c>)
 8003648:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800364a:	4b13      	ldr	r3, [pc, #76]	; (8003698 <MX_USART2_UART_Init+0x58>)
 800364c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003650:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003652:	4b11      	ldr	r3, [pc, #68]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003658:	4b0f      	ldr	r3, [pc, #60]	; (8003698 <MX_USART2_UART_Init+0x58>)
 800365a:	2200      	movs	r2, #0
 800365c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800365e:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003660:	2200      	movs	r2, #0
 8003662:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003664:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003666:	220c      	movs	r2, #12
 8003668:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800366a:	4b0b      	ldr	r3, [pc, #44]	; (8003698 <MX_USART2_UART_Init+0x58>)
 800366c:	2200      	movs	r2, #0
 800366e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003670:	4b09      	ldr	r3, [pc, #36]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003672:	2200      	movs	r2, #0
 8003674:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003678:	2200      	movs	r2, #0
 800367a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800367c:	4b06      	ldr	r3, [pc, #24]	; (8003698 <MX_USART2_UART_Init+0x58>)
 800367e:	2200      	movs	r2, #0
 8003680:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003682:	4805      	ldr	r0, [pc, #20]	; (8003698 <MX_USART2_UART_Init+0x58>)
 8003684:	f004 ff42 	bl	800850c <HAL_UART_Init>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800368e:	f7ff fc17 	bl	8002ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000298 	.word	0x20000298
 800369c:	40004400 	.word	0x40004400

080036a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b0ae      	sub	sp, #184	; 0xb8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	60da      	str	r2, [r3, #12]
 80036b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036b8:	f107 0314 	add.w	r3, r7, #20
 80036bc:	2290      	movs	r2, #144	; 0x90
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f005 fc3d 	bl	8008f40 <memset>
  if(uartHandle->Instance==USART2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a21      	ldr	r2, [pc, #132]	; (8003750 <HAL_UART_MspInit+0xb0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d13a      	bne.n	8003746 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80036d4:	2300      	movs	r3, #0
 80036d6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036d8:	f107 0314 	add.w	r3, r7, #20
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 fec5 	bl	800546c <HAL_RCCEx_PeriphCLKConfig>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80036e8:	f7ff fbea 	bl	8002ec0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036ec:	4b19      	ldr	r3, [pc, #100]	; (8003754 <HAL_UART_MspInit+0xb4>)
 80036ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f0:	4a18      	ldr	r2, [pc, #96]	; (8003754 <HAL_UART_MspInit+0xb4>)
 80036f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036f6:	6413      	str	r3, [r2, #64]	; 0x40
 80036f8:	4b16      	ldr	r3, [pc, #88]	; (8003754 <HAL_UART_MspInit+0xb4>)
 80036fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003704:	4b13      	ldr	r3, [pc, #76]	; (8003754 <HAL_UART_MspInit+0xb4>)
 8003706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003708:	4a12      	ldr	r2, [pc, #72]	; (8003754 <HAL_UART_MspInit+0xb4>)
 800370a:	f043 0308 	orr.w	r3, r3, #8
 800370e:	6313      	str	r3, [r2, #48]	; 0x30
 8003710:	4b10      	ldr	r3, [pc, #64]	; (8003754 <HAL_UART_MspInit+0xb4>)
 8003712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800371c:	2360      	movs	r3, #96	; 0x60
 800371e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003722:	2302      	movs	r3, #2
 8003724:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003728:	2300      	movs	r3, #0
 800372a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800372e:	2303      	movs	r3, #3
 8003730:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003734:	2307      	movs	r3, #7
 8003736:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800373a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800373e:	4619      	mov	r1, r3
 8003740:	4805      	ldr	r0, [pc, #20]	; (8003758 <HAL_UART_MspInit+0xb8>)
 8003742:	f000 ffd1 	bl	80046e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003746:	bf00      	nop
 8003748:	37b8      	adds	r7, #184	; 0xb8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40004400 	.word	0x40004400
 8003754:	40023800 	.word	0x40023800
 8003758:	40020c00 	.word	0x40020c00

0800375c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800375c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003794 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003760:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003762:	e003      	b.n	800376c <LoopCopyDataInit>

08003764 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003764:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003766:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003768:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800376a:	3104      	adds	r1, #4

0800376c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800376c:	480b      	ldr	r0, [pc, #44]	; (800379c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800376e:	4b0c      	ldr	r3, [pc, #48]	; (80037a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003770:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003772:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003774:	d3f6      	bcc.n	8003764 <CopyDataInit>
  ldr  r2, =_sbss
 8003776:	4a0b      	ldr	r2, [pc, #44]	; (80037a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003778:	e002      	b.n	8003780 <LoopFillZerobss>

0800377a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800377a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800377c:	f842 3b04 	str.w	r3, [r2], #4

08003780 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003780:	4b09      	ldr	r3, [pc, #36]	; (80037a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003782:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003784:	d3f9      	bcc.n	800377a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003786:	f7ff fd41 	bl	800320c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800378a:	f005 fbb5 	bl	8008ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800378e:	f7fe fd15 	bl	80021bc <main>
  bx  lr    
 8003792:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003794:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003798:	08009868 	.word	0x08009868
  ldr  r0, =_sdata
 800379c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80037a0:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80037a4:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80037a8:	20000320 	.word	0x20000320

080037ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037ac:	e7fe      	b.n	80037ac <ADC_IRQHandler>

080037ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b2:	2003      	movs	r0, #3
 80037b4:	f000 ff56 	bl	8004664 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f000 f805 	bl	80037c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037be:	f7ff fcbf 	bl	8003140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037d0:	4b12      	ldr	r3, [pc, #72]	; (800381c <HAL_InitTick+0x54>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	4b12      	ldr	r3, [pc, #72]	; (8003820 <HAL_InitTick+0x58>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	4619      	mov	r1, r3
 80037da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037de:	fbb3 f3f1 	udiv	r3, r3, r1
 80037e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 ff71 	bl	80046ce <HAL_SYSTICK_Config>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e00e      	b.n	8003814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b0f      	cmp	r3, #15
 80037fa:	d80a      	bhi.n	8003812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037fc:	2200      	movs	r2, #0
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	f04f 30ff 	mov.w	r0, #4294967295
 8003804:	f000 ff39 	bl	800467a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003808:	4a06      	ldr	r2, [pc, #24]	; (8003824 <HAL_InitTick+0x5c>)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20000000 	.word	0x20000000
 8003820:	20000008 	.word	0x20000008
 8003824:	20000004 	.word	0x20000004

08003828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800382c:	4b06      	ldr	r3, [pc, #24]	; (8003848 <HAL_IncTick+0x20>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <HAL_IncTick+0x24>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4413      	add	r3, r2
 8003838:	4a04      	ldr	r2, [pc, #16]	; (800384c <HAL_IncTick+0x24>)
 800383a:	6013      	str	r3, [r2, #0]
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000008 	.word	0x20000008
 800384c:	2000031c 	.word	0x2000031c

08003850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  return uwTick;
 8003854:	4b03      	ldr	r3, [pc, #12]	; (8003864 <HAL_GetTick+0x14>)
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	2000031c 	.word	0x2000031c

08003868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003870:	f7ff ffee 	bl	8003850 <HAL_GetTick>
 8003874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003880:	d005      	beq.n	800388e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003882:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <HAL_Delay+0x44>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4413      	add	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800388e:	bf00      	nop
 8003890:	f7ff ffde 	bl	8003850 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	429a      	cmp	r2, r3
 800389e:	d8f7      	bhi.n	8003890 <HAL_Delay+0x28>
  {
  }
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000008 	.word	0x20000008

080038b0 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 80038b4:	4b02      	ldr	r3, [pc, #8]	; (80038c0 <HAL_GetHalVersion+0x10>)
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	01020a00 	.word	0x01020a00

080038c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80038c8:	4b03      	ldr	r3, [pc, #12]	; (80038d8 <HAL_GetREVID+0x14>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	0c1b      	lsrs	r3, r3, #16
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e0042000 	.word	0xe0042000

080038dc <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80038e0:	4b04      	ldr	r3, [pc, #16]	; (80038f4 <HAL_GetDEVID+0x18>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e0042000 	.word	0xe0042000

080038f8 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 80038fc:	4b03      	ldr	r3, [pc, #12]	; (800390c <HAL_GetUIDw0+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	1ff0f420 	.word	0x1ff0f420

08003910 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003914:	4b03      	ldr	r3, [pc, #12]	; (8003924 <HAL_GetUIDw1+0x14>)
 8003916:	681b      	ldr	r3, [r3, #0]
}
 8003918:	4618      	mov	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	1ff0f424 	.word	0x1ff0f424

08003928 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800392c:	4b03      	ldr	r3, [pc, #12]	; (800393c <HAL_GetUIDw2+0x14>)
 800392e:	681b      	ldr	r3, [r3, #0]
}
 8003930:	4618      	mov	r0, r3
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	1ff0f428 	.word	0x1ff0f428

08003940 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e031      	b.n	80039ba <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7fe f934 	bl	8001bcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	2b00      	cmp	r3, #0
 800397c:	d116      	bne.n	80039ac <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003982:	4b10      	ldr	r3, [pc, #64]	; (80039c4 <HAL_ADC_Init+0x84>)
 8003984:	4013      	ands	r3, r2
 8003986:	f043 0202 	orr.w	r2, r3, #2
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f970 	bl	8003c74 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	f023 0303 	bic.w	r3, r3, #3
 80039a2:	f043 0201 	orr.w	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	641a      	str	r2, [r3, #64]	; 0x40
 80039aa:	e001      	b.n	80039b0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	ffffeefd 	.word	0xffffeefd

080039c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d101      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x1c>
 80039e0:	2302      	movs	r3, #2
 80039e2:	e136      	b.n	8003c52 <HAL_ADC_ConfigChannel+0x28a>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b09      	cmp	r3, #9
 80039f2:	d93a      	bls.n	8003a6a <HAL_ADC_ConfigChannel+0xa2>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039fc:	d035      	beq.n	8003a6a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68d9      	ldr	r1, [r3, #12]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	4413      	add	r3, r2
 8003a12:	3b1e      	subs	r3, #30
 8003a14:	2207      	movs	r2, #7
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43da      	mvns	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	400a      	ands	r2, r1
 8003a22:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a8d      	ldr	r2, [pc, #564]	; (8003c60 <HAL_ADC_ConfigChannel+0x298>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d10a      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68d9      	ldr	r1, [r3, #12]
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	061a      	lsls	r2, r3, #24
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a42:	e035      	b.n	8003ab0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68d9      	ldr	r1, [r3, #12]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	4618      	mov	r0, r3
 8003a56:	4603      	mov	r3, r0
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	4403      	add	r3, r0
 8003a5c:	3b1e      	subs	r3, #30
 8003a5e:	409a      	lsls	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a68:	e022      	b.n	8003ab0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6919      	ldr	r1, [r3, #16]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	461a      	mov	r2, r3
 8003a78:	4613      	mov	r3, r2
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	4413      	add	r3, r2
 8003a7e:	2207      	movs	r2, #7
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	43da      	mvns	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	400a      	ands	r2, r1
 8003a8c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6919      	ldr	r1, [r3, #16]
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	4403      	add	r3, r0
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b06      	cmp	r3, #6
 8003ab6:	d824      	bhi.n	8003b02 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3b05      	subs	r3, #5
 8003aca:	221f      	movs	r2, #31
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43da      	mvns	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	400a      	ands	r2, r1
 8003ad8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	3b05      	subs	r3, #5
 8003af4:	fa00 f203 	lsl.w	r2, r0, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	635a      	str	r2, [r3, #52]	; 0x34
 8003b00:	e04c      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	d824      	bhi.n	8003b54 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	3b23      	subs	r3, #35	; 0x23
 8003b1c:	221f      	movs	r2, #31
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	43da      	mvns	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	400a      	ands	r2, r1
 8003b2a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	4618      	mov	r0, r3
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	4413      	add	r3, r2
 8003b44:	3b23      	subs	r3, #35	; 0x23
 8003b46:	fa00 f203 	lsl.w	r2, r0, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	631a      	str	r2, [r3, #48]	; 0x30
 8003b52:	e023      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	3b41      	subs	r3, #65	; 0x41
 8003b66:	221f      	movs	r2, #31
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	400a      	ands	r2, r1
 8003b74:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	4618      	mov	r0, r3
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	3b41      	subs	r3, #65	; 0x41
 8003b90:	fa00 f203 	lsl.w	r2, r0, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a30      	ldr	r2, [pc, #192]	; (8003c64 <HAL_ADC_ConfigChannel+0x29c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10a      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x1f4>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003bae:	d105      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003bb0:	4b2d      	ldr	r3, [pc, #180]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	4a2c      	ldr	r2, [pc, #176]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bb6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003bba:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a28      	ldr	r2, [pc, #160]	; (8003c64 <HAL_ADC_ConfigChannel+0x29c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d10f      	bne.n	8003be6 <HAL_ADC_ConfigChannel+0x21e>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b12      	cmp	r3, #18
 8003bcc:	d10b      	bne.n	8003be6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003bce:	4b26      	ldr	r3, [pc, #152]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	4a25      	ldr	r2, [pc, #148]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bd4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003bd8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003bda:	4b23      	ldr	r3, [pc, #140]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	4a22      	ldr	r2, [pc, #136]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003be0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003be4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a1e      	ldr	r2, [pc, #120]	; (8003c64 <HAL_ADC_ConfigChannel+0x29c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d12b      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x280>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a1a      	ldr	r2, [pc, #104]	; (8003c60 <HAL_ADC_ConfigChannel+0x298>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d003      	beq.n	8003c02 <HAL_ADC_ConfigChannel+0x23a>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b11      	cmp	r3, #17
 8003c00:	d122      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003c02:	4b19      	ldr	r3, [pc, #100]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4a18      	ldr	r2, [pc, #96]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c08:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003c0c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003c0e:	4b16      	ldr	r3, [pc, #88]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	4a15      	ldr	r2, [pc, #84]	; (8003c68 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c18:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a10      	ldr	r2, [pc, #64]	; (8003c60 <HAL_ADC_ConfigChannel+0x298>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d111      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003c24:	4b11      	ldr	r3, [pc, #68]	; (8003c6c <HAL_ADC_ConfigChannel+0x2a4>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a11      	ldr	r2, [pc, #68]	; (8003c70 <HAL_ADC_ConfigChannel+0x2a8>)
 8003c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2e:	0c9a      	lsrs	r2, r3, #18
 8003c30:	4613      	mov	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003c3a:	e002      	b.n	8003c42 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1f9      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	10000012 	.word	0x10000012
 8003c64:	40012000 	.word	0x40012000
 8003c68:	40012300 	.word	0x40012300
 8003c6c:	20000000 	.word	0x20000000
 8003c70:	431bde83 	.word	0x431bde83

08003c74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c7c:	4b78      	ldr	r3, [pc, #480]	; (8003e60 <ADC_Init+0x1ec>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	4a77      	ldr	r2, [pc, #476]	; (8003e60 <ADC_Init+0x1ec>)
 8003c82:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003c86:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c88:	4b75      	ldr	r3, [pc, #468]	; (8003e60 <ADC_Init+0x1ec>)
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4973      	ldr	r1, [pc, #460]	; (8003e60 <ADC_Init+0x1ec>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ca4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	021a      	lsls	r2, r3, #8
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003cc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6859      	ldr	r1, [r3, #4]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689a      	ldr	r2, [r3, #8]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6899      	ldr	r1, [r3, #8]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d02:	4a58      	ldr	r2, [pc, #352]	; (8003e64 <ADC_Init+0x1f0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d022      	beq.n	8003d4e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6899      	ldr	r1, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6899      	ldr	r1, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	609a      	str	r2, [r3, #8]
 8003d4c:	e00f      	b.n	8003d6e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0202 	bic.w	r2, r2, #2
 8003d7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6899      	ldr	r1, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	005a      	lsls	r2, r3, #1
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d01b      	beq.n	8003dd4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685a      	ldr	r2, [r3, #4]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003daa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003dba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6859      	ldr	r1, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	035a      	lsls	r2, r3, #13
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]
 8003dd2:	e007      	b.n	8003de4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003de2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003df2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	051a      	lsls	r2, r3, #20
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6899      	ldr	r1, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e26:	025a      	lsls	r2, r3, #9
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6899      	ldr	r1, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	029a      	lsls	r2, r3, #10
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	609a      	str	r2, [r3, #8]
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	40012300 	.word	0x40012300
 8003e64:	0f000001 	.word	0x0f000001

08003e68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e0ed      	b.n	8004056 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d102      	bne.n	8003e8c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fd ff4c 	bl	8001d24 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e9c:	f7ff fcd8 	bl	8003850 <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ea2:	e012      	b.n	8003eca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ea4:	f7ff fcd4 	bl	8003850 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b0a      	cmp	r3, #10
 8003eb0:	d90b      	bls.n	8003eca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2205      	movs	r2, #5
 8003ec2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e0c5      	b.n	8004056 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d0e5      	beq.n	8003ea4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0202 	bic.w	r2, r2, #2
 8003ee6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ee8:	f7ff fcb2 	bl	8003850 <HAL_GetTick>
 8003eec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003eee:	e012      	b.n	8003f16 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ef0:	f7ff fcae 	bl	8003850 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b0a      	cmp	r3, #10
 8003efc:	d90b      	bls.n	8003f16 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2205      	movs	r2, #5
 8003f0e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e09f      	b.n	8004056 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e5      	bne.n	8003ef0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	7e1b      	ldrb	r3, [r3, #24]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d108      	bne.n	8003f3e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	e007      	b.n	8003f4e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	7e5b      	ldrb	r3, [r3, #25]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d108      	bne.n	8003f68 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	e007      	b.n	8003f78 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f76:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	7e9b      	ldrb	r3, [r3, #26]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d108      	bne.n	8003f92 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0220 	orr.w	r2, r2, #32
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e007      	b.n	8003fa2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0220 	bic.w	r2, r2, #32
 8003fa0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	7edb      	ldrb	r3, [r3, #27]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d108      	bne.n	8003fbc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0210 	bic.w	r2, r2, #16
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	e007      	b.n	8003fcc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f042 0210 	orr.w	r2, r2, #16
 8003fca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	7f1b      	ldrb	r3, [r3, #28]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d108      	bne.n	8003fe6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0208 	orr.w	r2, r2, #8
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	e007      	b.n	8003ff6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0208 	bic.w	r2, r2, #8
 8003ff4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7f5b      	ldrb	r3, [r3, #29]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d108      	bne.n	8004010 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0204 	orr.w	r2, r2, #4
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	e007      	b.n	8004020 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0204 	bic.w	r2, r2, #4
 800401e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	ea42 0103 	orr.w	r1, r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	1e5a      	subs	r2, r3, #1
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004060:	b480      	push	{r7}
 8004062:	b087      	sub	sp, #28
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004076:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004078:	7cfb      	ldrb	r3, [r7, #19]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d003      	beq.n	8004086 <HAL_CAN_ConfigFilter+0x26>
 800407e:	7cfb      	ldrb	r3, [r7, #19]
 8004080:	2b02      	cmp	r3, #2
 8004082:	f040 80c7 	bne.w	8004214 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a69      	ldr	r2, [pc, #420]	; (8004230 <HAL_CAN_ConfigFilter+0x1d0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d001      	beq.n	8004094 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8004090:	4b68      	ldr	r3, [pc, #416]	; (8004234 <HAL_CAN_ConfigFilter+0x1d4>)
 8004092:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800409a:	f043 0201 	orr.w	r2, r3, #1
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	4a63      	ldr	r2, [pc, #396]	; (8004234 <HAL_CAN_ConfigFilter+0x1d4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d111      	bne.n	80040d0 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040b2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	021b      	lsls	r3, r3, #8
 80040c8:	431a      	orrs	r2, r3
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	2201      	movs	r2, #1
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	43db      	mvns	r3, r3
 80040ea:	401a      	ands	r2, r3
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d123      	bne.n	8004142 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	43db      	mvns	r3, r3
 8004104:	401a      	ands	r2, r3
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800411c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	3248      	adds	r2, #72	; 0x48
 8004122:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004136:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004138:	6979      	ldr	r1, [r7, #20]
 800413a:	3348      	adds	r3, #72	; 0x48
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	440b      	add	r3, r1
 8004140:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d122      	bne.n	8004190 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	431a      	orrs	r2, r3
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800416a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	3248      	adds	r2, #72	; 0x48
 8004170:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004184:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004186:	6979      	ldr	r1, [r7, #20]
 8004188:	3348      	adds	r3, #72	; 0x48
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	440b      	add	r3, r1
 800418e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d109      	bne.n	80041ac <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	43db      	mvns	r3, r3
 80041a2:	401a      	ands	r2, r3
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80041aa:	e007      	b.n	80041bc <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	431a      	orrs	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d109      	bne.n	80041d8 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	401a      	ands	r2, r3
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80041d6:	e007      	b.n	80041e8 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	431a      	orrs	r2, r3
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d107      	bne.n	8004200 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	431a      	orrs	r2, r3
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004206:	f023 0201 	bic.w	r2, r3, #1
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	e006      	b.n	8004222 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004218:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
  }
}
 8004222:	4618      	mov	r0, r3
 8004224:	371c      	adds	r7, #28
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	40003400 	.word	0x40003400
 8004234:	40006400 	.word	0x40006400

08004238 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b01      	cmp	r3, #1
 800424a:	d12e      	bne.n	80042aa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0201 	bic.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004264:	f7ff faf4 	bl	8003850 <HAL_GetTick>
 8004268:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800426a:	e012      	b.n	8004292 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800426c:	f7ff faf0 	bl	8003850 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b0a      	cmp	r3, #10
 8004278:	d90b      	bls.n	8004292 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2205      	movs	r2, #5
 800428a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e012      	b.n	80042b8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1e5      	bne.n	800426c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80042a6:	2300      	movs	r3, #0
 80042a8:	e006      	b.n	80042b8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
  }
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b089      	sub	sp, #36	; 0x24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042d4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80042de:	7ffb      	ldrb	r3, [r7, #31]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d003      	beq.n	80042ec <HAL_CAN_AddTxMessage+0x2c>
 80042e4:	7ffb      	ldrb	r3, [r7, #31]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	f040 80b8 	bne.w	800445c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10a      	bne.n	800430c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d105      	bne.n	800430c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 80a0 	beq.w	800444c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	0e1b      	lsrs	r3, r3, #24
 8004310:	f003 0303 	and.w	r3, r3, #3
 8004314:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b02      	cmp	r3, #2
 800431a:	d907      	bls.n	800432c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e09e      	b.n	800446a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800432c:	2201      	movs	r2, #1
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	409a      	lsls	r2, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10d      	bne.n	800435a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004348:	68f9      	ldr	r1, [r7, #12]
 800434a:	6809      	ldr	r1, [r1, #0]
 800434c:	431a      	orrs	r2, r3
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	3318      	adds	r3, #24
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	440b      	add	r3, r1
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	e00f      	b.n	800437a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004364:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800436a:	68f9      	ldr	r1, [r7, #12]
 800436c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800436e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	3318      	adds	r3, #24
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	440b      	add	r3, r1
 8004378:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	691a      	ldr	r2, [r3, #16]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	3318      	adds	r3, #24
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	440b      	add	r3, r1
 800438a:	3304      	adds	r3, #4
 800438c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	7d1b      	ldrb	r3, [r3, #20]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d111      	bne.n	80043ba <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	3318      	adds	r3, #24
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	4413      	add	r3, r2
 80043a2:	3304      	adds	r3, #4
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	6811      	ldr	r1, [r2, #0]
 80043aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	3318      	adds	r3, #24
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	440b      	add	r3, r1
 80043b6:	3304      	adds	r3, #4
 80043b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	3307      	adds	r3, #7
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	061a      	lsls	r2, r3, #24
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3306      	adds	r3, #6
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	041b      	lsls	r3, r3, #16
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3305      	adds	r3, #5
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	021b      	lsls	r3, r3, #8
 80043d4:	4313      	orrs	r3, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	3204      	adds	r2, #4
 80043da:	7812      	ldrb	r2, [r2, #0]
 80043dc:	4610      	mov	r0, r2
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	6811      	ldr	r1, [r2, #0]
 80043e2:	ea43 0200 	orr.w	r2, r3, r0
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	440b      	add	r3, r1
 80043ec:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80043f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	3303      	adds	r3, #3
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	061a      	lsls	r2, r3, #24
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	3302      	adds	r3, #2
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3301      	adds	r3, #1
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	021b      	lsls	r3, r3, #8
 800440c:	4313      	orrs	r3, r2
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	7812      	ldrb	r2, [r2, #0]
 8004412:	4610      	mov	r0, r2
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	6811      	ldr	r1, [r2, #0]
 8004418:	ea43 0200 	orr.w	r2, r3, r0
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	011b      	lsls	r3, r3, #4
 8004420:	440b      	add	r3, r1
 8004422:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004426:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	3318      	adds	r3, #24
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	4413      	add	r3, r2
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	6811      	ldr	r1, [r2, #0]
 800443a:	f043 0201 	orr.w	r2, r3, #1
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	3318      	adds	r3, #24
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	440b      	add	r3, r1
 8004446:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	e00e      	b.n	800446a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e006      	b.n	800446a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
  }
}
 800446a:	4618      	mov	r0, r3
 800446c:	3724      	adds	r7, #36	; 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004476:	b480      	push	{r7}
 8004478:	b085      	sub	sp, #20
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
 800447e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004486:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d002      	beq.n	8004494 <HAL_CAN_ActivateNotification+0x1e>
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d109      	bne.n	80044a8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6959      	ldr	r1, [r3, #20]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e006      	b.n	80044b6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
  }
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044d4:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <__NVIC_SetPriorityGrouping+0x40>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044e0:	4013      	ands	r3, r2
 80044e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80044ec:	4b06      	ldr	r3, [pc, #24]	; (8004508 <__NVIC_SetPriorityGrouping+0x44>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044f2:	4a04      	ldr	r2, [pc, #16]	; (8004504 <__NVIC_SetPriorityGrouping+0x40>)
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	60d3      	str	r3, [r2, #12]
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	e000ed00 	.word	0xe000ed00
 8004508:	05fa0000 	.word	0x05fa0000

0800450c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004510:	4b04      	ldr	r3, [pc, #16]	; (8004524 <__NVIC_GetPriorityGrouping+0x18>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	0a1b      	lsrs	r3, r3, #8
 8004516:	f003 0307 	and.w	r3, r3, #7
}
 800451a:	4618      	mov	r0, r3
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	e000ed00 	.word	0xe000ed00

08004528 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004536:	2b00      	cmp	r3, #0
 8004538:	db0b      	blt.n	8004552 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	f003 021f 	and.w	r2, r3, #31
 8004540:	4907      	ldr	r1, [pc, #28]	; (8004560 <__NVIC_EnableIRQ+0x38>)
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	2001      	movs	r0, #1
 800454a:	fa00 f202 	lsl.w	r2, r0, r2
 800454e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	e000e100 	.word	0xe000e100

08004564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	6039      	str	r1, [r7, #0]
 800456e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004574:	2b00      	cmp	r3, #0
 8004576:	db0a      	blt.n	800458e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	b2da      	uxtb	r2, r3
 800457c:	490c      	ldr	r1, [pc, #48]	; (80045b0 <__NVIC_SetPriority+0x4c>)
 800457e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004582:	0112      	lsls	r2, r2, #4
 8004584:	b2d2      	uxtb	r2, r2
 8004586:	440b      	add	r3, r1
 8004588:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800458c:	e00a      	b.n	80045a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	b2da      	uxtb	r2, r3
 8004592:	4908      	ldr	r1, [pc, #32]	; (80045b4 <__NVIC_SetPriority+0x50>)
 8004594:	79fb      	ldrb	r3, [r7, #7]
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	3b04      	subs	r3, #4
 800459c:	0112      	lsls	r2, r2, #4
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	440b      	add	r3, r1
 80045a2:	761a      	strb	r2, [r3, #24]
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	e000e100 	.word	0xe000e100
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b089      	sub	sp, #36	; 0x24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f1c3 0307 	rsb	r3, r3, #7
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	bf28      	it	cs
 80045d6:	2304      	movcs	r3, #4
 80045d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3304      	adds	r3, #4
 80045de:	2b06      	cmp	r3, #6
 80045e0:	d902      	bls.n	80045e8 <NVIC_EncodePriority+0x30>
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	3b03      	subs	r3, #3
 80045e6:	e000      	b.n	80045ea <NVIC_EncodePriority+0x32>
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ec:	f04f 32ff 	mov.w	r2, #4294967295
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	43da      	mvns	r2, r3
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	401a      	ands	r2, r3
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004600:	f04f 31ff 	mov.w	r1, #4294967295
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	fa01 f303 	lsl.w	r3, r1, r3
 800460a:	43d9      	mvns	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004610:	4313      	orrs	r3, r2
         );
}
 8004612:	4618      	mov	r0, r3
 8004614:	3724      	adds	r7, #36	; 0x24
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
	...

08004620 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3b01      	subs	r3, #1
 800462c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004630:	d301      	bcc.n	8004636 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004632:	2301      	movs	r3, #1
 8004634:	e00f      	b.n	8004656 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004636:	4a0a      	ldr	r2, [pc, #40]	; (8004660 <SysTick_Config+0x40>)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3b01      	subs	r3, #1
 800463c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800463e:	210f      	movs	r1, #15
 8004640:	f04f 30ff 	mov.w	r0, #4294967295
 8004644:	f7ff ff8e 	bl	8004564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004648:	4b05      	ldr	r3, [pc, #20]	; (8004660 <SysTick_Config+0x40>)
 800464a:	2200      	movs	r2, #0
 800464c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800464e:	4b04      	ldr	r3, [pc, #16]	; (8004660 <SysTick_Config+0x40>)
 8004650:	2207      	movs	r2, #7
 8004652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	e000e010 	.word	0xe000e010

08004664 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7ff ff29 	bl	80044c4 <__NVIC_SetPriorityGrouping>
}
 8004672:	bf00      	nop
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800467a:	b580      	push	{r7, lr}
 800467c:	b086      	sub	sp, #24
 800467e:	af00      	add	r7, sp, #0
 8004680:	4603      	mov	r3, r0
 8004682:	60b9      	str	r1, [r7, #8]
 8004684:	607a      	str	r2, [r7, #4]
 8004686:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004688:	2300      	movs	r3, #0
 800468a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800468c:	f7ff ff3e 	bl	800450c <__NVIC_GetPriorityGrouping>
 8004690:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	6978      	ldr	r0, [r7, #20]
 8004698:	f7ff ff8e 	bl	80045b8 <NVIC_EncodePriority>
 800469c:	4602      	mov	r2, r0
 800469e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046a2:	4611      	mov	r1, r2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7ff ff5d 	bl	8004564 <__NVIC_SetPriority>
}
 80046aa:	bf00      	nop
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	4603      	mov	r3, r0
 80046ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff ff31 	bl	8004528 <__NVIC_EnableIRQ>
}
 80046c6:	bf00      	nop
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7ff ffa2 	bl	8004620 <SysTick_Config>
 80046dc:	4603      	mov	r3, r0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b089      	sub	sp, #36	; 0x24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80046fa:	2300      	movs	r3, #0
 80046fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80046fe:	2300      	movs	r3, #0
 8004700:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004702:	2300      	movs	r3, #0
 8004704:	61fb      	str	r3, [r7, #28]
 8004706:	e175      	b.n	80049f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004708:	2201      	movs	r2, #1
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	429a      	cmp	r2, r3
 8004722:	f040 8164 	bne.w	80049ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	2b01      	cmp	r3, #1
 8004730:	d005      	beq.n	800473e <HAL_GPIO_Init+0x56>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d130      	bne.n	80047a0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	2203      	movs	r2, #3
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	43db      	mvns	r3, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4013      	ands	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68da      	ldr	r2, [r3, #12]
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4313      	orrs	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004774:	2201      	movs	r2, #1
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	091b      	lsrs	r3, r3, #4
 800478a:	f003 0201 	and.w	r2, r3, #1
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4313      	orrs	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	2b03      	cmp	r3, #3
 80047aa:	d017      	beq.n	80047dc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	2203      	movs	r2, #3
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d123      	bne.n	8004830 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	08da      	lsrs	r2, r3, #3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3208      	adds	r2, #8
 80047f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	220f      	movs	r2, #15
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	691a      	ldr	r2, [r3, #16]
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4313      	orrs	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	08da      	lsrs	r2, r3, #3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3208      	adds	r2, #8
 800482a:	69b9      	ldr	r1, [r7, #24]
 800482c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	2203      	movs	r2, #3
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43db      	mvns	r3, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4013      	ands	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0203 	and.w	r2, r3, #3
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4313      	orrs	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80be 	beq.w	80049ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004872:	4b66      	ldr	r3, [pc, #408]	; (8004a0c <HAL_GPIO_Init+0x324>)
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	4a65      	ldr	r2, [pc, #404]	; (8004a0c <HAL_GPIO_Init+0x324>)
 8004878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800487c:	6453      	str	r3, [r2, #68]	; 0x44
 800487e:	4b63      	ldr	r3, [pc, #396]	; (8004a0c <HAL_GPIO_Init+0x324>)
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800488a:	4a61      	ldr	r2, [pc, #388]	; (8004a10 <HAL_GPIO_Init+0x328>)
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	089b      	lsrs	r3, r3, #2
 8004890:	3302      	adds	r3, #2
 8004892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004896:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	f003 0303 	and.w	r3, r3, #3
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	220f      	movs	r2, #15
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	43db      	mvns	r3, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4013      	ands	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a58      	ldr	r2, [pc, #352]	; (8004a14 <HAL_GPIO_Init+0x32c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d037      	beq.n	8004926 <HAL_GPIO_Init+0x23e>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a57      	ldr	r2, [pc, #348]	; (8004a18 <HAL_GPIO_Init+0x330>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d031      	beq.n	8004922 <HAL_GPIO_Init+0x23a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a56      	ldr	r2, [pc, #344]	; (8004a1c <HAL_GPIO_Init+0x334>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d02b      	beq.n	800491e <HAL_GPIO_Init+0x236>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a55      	ldr	r2, [pc, #340]	; (8004a20 <HAL_GPIO_Init+0x338>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d025      	beq.n	800491a <HAL_GPIO_Init+0x232>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a54      	ldr	r2, [pc, #336]	; (8004a24 <HAL_GPIO_Init+0x33c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d01f      	beq.n	8004916 <HAL_GPIO_Init+0x22e>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a53      	ldr	r2, [pc, #332]	; (8004a28 <HAL_GPIO_Init+0x340>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d019      	beq.n	8004912 <HAL_GPIO_Init+0x22a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a52      	ldr	r2, [pc, #328]	; (8004a2c <HAL_GPIO_Init+0x344>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <HAL_GPIO_Init+0x226>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a51      	ldr	r2, [pc, #324]	; (8004a30 <HAL_GPIO_Init+0x348>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00d      	beq.n	800490a <HAL_GPIO_Init+0x222>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a50      	ldr	r2, [pc, #320]	; (8004a34 <HAL_GPIO_Init+0x34c>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d007      	beq.n	8004906 <HAL_GPIO_Init+0x21e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a4f      	ldr	r2, [pc, #316]	; (8004a38 <HAL_GPIO_Init+0x350>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d101      	bne.n	8004902 <HAL_GPIO_Init+0x21a>
 80048fe:	2309      	movs	r3, #9
 8004900:	e012      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004902:	230a      	movs	r3, #10
 8004904:	e010      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004906:	2308      	movs	r3, #8
 8004908:	e00e      	b.n	8004928 <HAL_GPIO_Init+0x240>
 800490a:	2307      	movs	r3, #7
 800490c:	e00c      	b.n	8004928 <HAL_GPIO_Init+0x240>
 800490e:	2306      	movs	r3, #6
 8004910:	e00a      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004912:	2305      	movs	r3, #5
 8004914:	e008      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004916:	2304      	movs	r3, #4
 8004918:	e006      	b.n	8004928 <HAL_GPIO_Init+0x240>
 800491a:	2303      	movs	r3, #3
 800491c:	e004      	b.n	8004928 <HAL_GPIO_Init+0x240>
 800491e:	2302      	movs	r3, #2
 8004920:	e002      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_GPIO_Init+0x240>
 8004926:	2300      	movs	r3, #0
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	f002 0203 	and.w	r2, r2, #3
 800492e:	0092      	lsls	r2, r2, #2
 8004930:	4093      	lsls	r3, r2
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	4313      	orrs	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004938:	4935      	ldr	r1, [pc, #212]	; (8004a10 <HAL_GPIO_Init+0x328>)
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	089b      	lsrs	r3, r3, #2
 800493e:	3302      	adds	r3, #2
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004946:	4b3d      	ldr	r3, [pc, #244]	; (8004a3c <HAL_GPIO_Init+0x354>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	43db      	mvns	r3, r3
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	4013      	ands	r3, r2
 8004954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800496a:	4a34      	ldr	r2, [pc, #208]	; (8004a3c <HAL_GPIO_Init+0x354>)
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004970:	4b32      	ldr	r3, [pc, #200]	; (8004a3c <HAL_GPIO_Init+0x354>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	43db      	mvns	r3, r3
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	4013      	ands	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004994:	4a29      	ldr	r2, [pc, #164]	; (8004a3c <HAL_GPIO_Init+0x354>)
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800499a:	4b28      	ldr	r3, [pc, #160]	; (8004a3c <HAL_GPIO_Init+0x354>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4013      	ands	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049be:	4a1f      	ldr	r2, [pc, #124]	; (8004a3c <HAL_GPIO_Init+0x354>)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049c4:	4b1d      	ldr	r3, [pc, #116]	; (8004a3c <HAL_GPIO_Init+0x354>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	43db      	mvns	r3, r3
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	4013      	ands	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049e8:	4a14      	ldr	r2, [pc, #80]	; (8004a3c <HAL_GPIO_Init+0x354>)
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3301      	adds	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	2b0f      	cmp	r3, #15
 80049f8:	f67f ae86 	bls.w	8004708 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	3724      	adds	r7, #36	; 0x24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	40013800 	.word	0x40013800
 8004a14:	40020000 	.word	0x40020000
 8004a18:	40020400 	.word	0x40020400
 8004a1c:	40020800 	.word	0x40020800
 8004a20:	40020c00 	.word	0x40020c00
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40021400 	.word	0x40021400
 8004a2c:	40021800 	.word	0x40021800
 8004a30:	40021c00 	.word	0x40021c00
 8004a34:	40022000 	.word	0x40022000
 8004a38:	40022400 	.word	0x40022400
 8004a3c:	40013c00 	.word	0x40013c00

08004a40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b085      	sub	sp, #20
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	460b      	mov	r3, r1
 8004a4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	887b      	ldrh	r3, [r7, #2]
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	73fb      	strb	r3, [r7, #15]
 8004a5c:	e001      	b.n	8004a62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	460b      	mov	r3, r1
 8004a7a:	807b      	strh	r3, [r7, #2]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a80:	787b      	ldrb	r3, [r7, #1]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a86:	887a      	ldrh	r2, [r7, #2]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004a8c:	e003      	b.n	8004a96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004a8e:	887b      	ldrh	r3, [r7, #2]
 8004a90:	041a      	lsls	r2, r3, #16
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	619a      	str	r2, [r3, #24]
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
	...

08004aa4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	4b23      	ldr	r3, [pc, #140]	; (8004b3c <HAL_PWREx_EnableOverDrive+0x98>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	4a22      	ldr	r2, [pc, #136]	; (8004b3c <HAL_PWREx_EnableOverDrive+0x98>)
 8004ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aba:	4b20      	ldr	r3, [pc, #128]	; (8004b3c <HAL_PWREx_EnableOverDrive+0x98>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004ac6:	4b1e      	ldr	r3, [pc, #120]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a1d      	ldr	r2, [pc, #116]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ad0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ad2:	f7fe febd 	bl	8003850 <HAL_GetTick>
 8004ad6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ad8:	e009      	b.n	8004aee <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ada:	f7fe feb9 	bl	8003850 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ae8:	d901      	bls.n	8004aee <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e022      	b.n	8004b34 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004aee:	4b14      	ldr	r3, [pc, #80]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004afa:	d1ee      	bne.n	8004ada <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0f      	ldr	r2, [pc, #60]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b06:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b08:	f7fe fea2 	bl	8003850 <HAL_GetTick>
 8004b0c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b0e:	e009      	b.n	8004b24 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b10:	f7fe fe9e 	bl	8003850 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b1e:	d901      	bls.n	8004b24 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e007      	b.n	8004b34 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b24:	4b06      	ldr	r3, [pc, #24]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b30:	d1ee      	bne.n	8004b10 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3708      	adds	r7, #8
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	40007000 	.word	0x40007000

08004b44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e29b      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f000 8087 	beq.w	8004c76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b68:	4b96      	ldr	r3, [pc, #600]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 030c 	and.w	r3, r3, #12
 8004b70:	2b04      	cmp	r3, #4
 8004b72:	d00c      	beq.n	8004b8e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b74:	4b93      	ldr	r3, [pc, #588]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 030c 	and.w	r3, r3, #12
 8004b7c:	2b08      	cmp	r3, #8
 8004b7e:	d112      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x62>
 8004b80:	4b90      	ldr	r3, [pc, #576]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b8c:	d10b      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b8e:	4b8d      	ldr	r3, [pc, #564]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d06c      	beq.n	8004c74 <HAL_RCC_OscConfig+0x130>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d168      	bne.n	8004c74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e275      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bae:	d106      	bne.n	8004bbe <HAL_RCC_OscConfig+0x7a>
 8004bb0:	4b84      	ldr	r3, [pc, #528]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a83      	ldr	r2, [pc, #524]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bba:	6013      	str	r3, [r2, #0]
 8004bbc:	e02e      	b.n	8004c1c <HAL_RCC_OscConfig+0xd8>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10c      	bne.n	8004be0 <HAL_RCC_OscConfig+0x9c>
 8004bc6:	4b7f      	ldr	r3, [pc, #508]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a7e      	ldr	r2, [pc, #504]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd0:	6013      	str	r3, [r2, #0]
 8004bd2:	4b7c      	ldr	r3, [pc, #496]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a7b      	ldr	r2, [pc, #492]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	e01d      	b.n	8004c1c <HAL_RCC_OscConfig+0xd8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004be8:	d10c      	bne.n	8004c04 <HAL_RCC_OscConfig+0xc0>
 8004bea:	4b76      	ldr	r3, [pc, #472]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a75      	ldr	r2, [pc, #468]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	4b73      	ldr	r3, [pc, #460]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a72      	ldr	r2, [pc, #456]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c00:	6013      	str	r3, [r2, #0]
 8004c02:	e00b      	b.n	8004c1c <HAL_RCC_OscConfig+0xd8>
 8004c04:	4b6f      	ldr	r3, [pc, #444]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a6e      	ldr	r2, [pc, #440]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	4b6c      	ldr	r3, [pc, #432]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a6b      	ldr	r2, [pc, #428]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d013      	beq.n	8004c4c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe fe14 	bl	8003850 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c2c:	f7fe fe10 	bl	8003850 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b64      	cmp	r3, #100	; 0x64
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e229      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c3e:	4b61      	ldr	r3, [pc, #388]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0xe8>
 8004c4a:	e014      	b.n	8004c76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7fe fe00 	bl	8003850 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c54:	f7fe fdfc 	bl	8003850 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b64      	cmp	r3, #100	; 0x64
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e215      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c66:	4b57      	ldr	r3, [pc, #348]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <HAL_RCC_OscConfig+0x110>
 8004c72:	e000      	b.n	8004c76 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d069      	beq.n	8004d56 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c82:	4b50      	ldr	r3, [pc, #320]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f003 030c 	and.w	r3, r3, #12
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c8e:	4b4d      	ldr	r3, [pc, #308]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d11c      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x190>
 8004c9a:	4b4a      	ldr	r3, [pc, #296]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d116      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ca6:	4b47      	ldr	r3, [pc, #284]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d005      	beq.n	8004cbe <HAL_RCC_OscConfig+0x17a>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d001      	beq.n	8004cbe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e1e9      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cbe:	4b41      	ldr	r3, [pc, #260]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	00db      	lsls	r3, r3, #3
 8004ccc:	493d      	ldr	r1, [pc, #244]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cd2:	e040      	b.n	8004d56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d023      	beq.n	8004d24 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cdc:	4b39      	ldr	r3, [pc, #228]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a38      	ldr	r2, [pc, #224]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce8:	f7fe fdb2 	bl	8003850 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf0:	f7fe fdae 	bl	8003850 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e1c7      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d02:	4b30      	ldr	r3, [pc, #192]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d0e:	4b2d      	ldr	r3, [pc, #180]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	4929      	ldr	r1, [pc, #164]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	600b      	str	r3, [r1, #0]
 8004d22:	e018      	b.n	8004d56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d24:	4b27      	ldr	r3, [pc, #156]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a26      	ldr	r2, [pc, #152]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d30:	f7fe fd8e 	bl	8003850 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d38:	f7fe fd8a 	bl	8003850 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e1a3      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d4a:	4b1e      	ldr	r3, [pc, #120]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f0      	bne.n	8004d38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d038      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d019      	beq.n	8004d9e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d6a:	4b16      	ldr	r3, [pc, #88]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d6e:	4a15      	ldr	r2, [pc, #84]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d76:	f7fe fd6b 	bl	8003850 <HAL_GetTick>
 8004d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d7e:	f7fe fd67 	bl	8003850 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e180      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d90:	4b0c      	ldr	r3, [pc, #48]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004d92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0f0      	beq.n	8004d7e <HAL_RCC_OscConfig+0x23a>
 8004d9c:	e01a      	b.n	8004dd4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d9e:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004da2:	4a08      	ldr	r2, [pc, #32]	; (8004dc4 <HAL_RCC_OscConfig+0x280>)
 8004da4:	f023 0301 	bic.w	r3, r3, #1
 8004da8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004daa:	f7fe fd51 	bl	8003850 <HAL_GetTick>
 8004dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004db0:	e00a      	b.n	8004dc8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db2:	f7fe fd4d 	bl	8003850 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d903      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e166      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
 8004dc4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dc8:	4b92      	ldr	r3, [pc, #584]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004dca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1ee      	bne.n	8004db2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 80a4 	beq.w	8004f2a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004de2:	4b8c      	ldr	r3, [pc, #560]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d10d      	bne.n	8004e0a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dee:	4b89      	ldr	r3, [pc, #548]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	4a88      	ldr	r2, [pc, #544]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004df8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dfa:	4b86      	ldr	r3, [pc, #536]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e02:	60bb      	str	r3, [r7, #8]
 8004e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e06:	2301      	movs	r3, #1
 8004e08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e0a:	4b83      	ldr	r3, [pc, #524]	; (8005018 <HAL_RCC_OscConfig+0x4d4>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d118      	bne.n	8004e48 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004e16:	4b80      	ldr	r3, [pc, #512]	; (8005018 <HAL_RCC_OscConfig+0x4d4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a7f      	ldr	r2, [pc, #508]	; (8005018 <HAL_RCC_OscConfig+0x4d4>)
 8004e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e22:	f7fe fd15 	bl	8003850 <HAL_GetTick>
 8004e26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e28:	e008      	b.n	8004e3c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e2a:	f7fe fd11 	bl	8003850 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b64      	cmp	r3, #100	; 0x64
 8004e36:	d901      	bls.n	8004e3c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e12a      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e3c:	4b76      	ldr	r3, [pc, #472]	; (8005018 <HAL_RCC_OscConfig+0x4d4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d0f0      	beq.n	8004e2a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d106      	bne.n	8004e5e <HAL_RCC_OscConfig+0x31a>
 8004e50:	4b70      	ldr	r3, [pc, #448]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e54:	4a6f      	ldr	r2, [pc, #444]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e5c:	e02d      	b.n	8004eba <HAL_RCC_OscConfig+0x376>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10c      	bne.n	8004e80 <HAL_RCC_OscConfig+0x33c>
 8004e66:	4b6b      	ldr	r3, [pc, #428]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6a:	4a6a      	ldr	r2, [pc, #424]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e6c:	f023 0301 	bic.w	r3, r3, #1
 8004e70:	6713      	str	r3, [r2, #112]	; 0x70
 8004e72:	4b68      	ldr	r3, [pc, #416]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e76:	4a67      	ldr	r2, [pc, #412]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e78:	f023 0304 	bic.w	r3, r3, #4
 8004e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e7e:	e01c      	b.n	8004eba <HAL_RCC_OscConfig+0x376>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	2b05      	cmp	r3, #5
 8004e86:	d10c      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x35e>
 8004e88:	4b62      	ldr	r3, [pc, #392]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e8c:	4a61      	ldr	r2, [pc, #388]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e8e:	f043 0304 	orr.w	r3, r3, #4
 8004e92:	6713      	str	r3, [r2, #112]	; 0x70
 8004e94:	4b5f      	ldr	r3, [pc, #380]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e98:	4a5e      	ldr	r2, [pc, #376]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	6713      	str	r3, [r2, #112]	; 0x70
 8004ea0:	e00b      	b.n	8004eba <HAL_RCC_OscConfig+0x376>
 8004ea2:	4b5c      	ldr	r3, [pc, #368]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea6:	4a5b      	ldr	r2, [pc, #364]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004ea8:	f023 0301 	bic.w	r3, r3, #1
 8004eac:	6713      	str	r3, [r2, #112]	; 0x70
 8004eae:	4b59      	ldr	r3, [pc, #356]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb2:	4a58      	ldr	r2, [pc, #352]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004eb4:	f023 0304 	bic.w	r3, r3, #4
 8004eb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d015      	beq.n	8004eee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec2:	f7fe fcc5 	bl	8003850 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ec8:	e00a      	b.n	8004ee0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eca:	f7fe fcc1 	bl	8003850 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e0d8      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee0:	4b4c      	ldr	r3, [pc, #304]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0ee      	beq.n	8004eca <HAL_RCC_OscConfig+0x386>
 8004eec:	e014      	b.n	8004f18 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eee:	f7fe fcaf 	bl	8003850 <HAL_GetTick>
 8004ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ef4:	e00a      	b.n	8004f0c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef6:	f7fe fcab 	bl	8003850 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e0c2      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f0c:	4b41      	ldr	r3, [pc, #260]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1ee      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f18:	7dfb      	ldrb	r3, [r7, #23]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d105      	bne.n	8004f2a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1e:	4b3d      	ldr	r3, [pc, #244]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	4a3c      	ldr	r2, [pc, #240]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 80ae 	beq.w	8005090 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f34:	4b37      	ldr	r3, [pc, #220]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 030c 	and.w	r3, r3, #12
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d06d      	beq.n	800501c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d14b      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f48:	4b32      	ldr	r3, [pc, #200]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a31      	ldr	r2, [pc, #196]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f54:	f7fe fc7c 	bl	8003850 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5c:	f7fe fc78 	bl	8003850 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e091      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6e:	4b29      	ldr	r3, [pc, #164]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f0      	bne.n	8004f5c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69da      	ldr	r2, [r3, #28]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	019b      	lsls	r3, r3, #6
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f90:	085b      	lsrs	r3, r3, #1
 8004f92:	3b01      	subs	r3, #1
 8004f94:	041b      	lsls	r3, r3, #16
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	061b      	lsls	r3, r3, #24
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa4:	071b      	lsls	r3, r3, #28
 8004fa6:	491b      	ldr	r1, [pc, #108]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fac:	4b19      	ldr	r3, [pc, #100]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a18      	ldr	r2, [pc, #96]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb8:	f7fe fc4a 	bl	8003850 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc0:	f7fe fc46 	bl	8003850 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e05f      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd2:	4b10      	ldr	r3, [pc, #64]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x47c>
 8004fde:	e057      	b.n	8005090 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a0b      	ldr	r2, [pc, #44]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8004fe6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fe fc30 	bl	8003850 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff4:	f7fe fc2c 	bl	8003850 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e045      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005006:	4b03      	ldr	r3, [pc, #12]	; (8005014 <HAL_RCC_OscConfig+0x4d0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x4b0>
 8005012:	e03d      	b.n	8005090 <HAL_RCC_OscConfig+0x54c>
 8005014:	40023800 	.word	0x40023800
 8005018:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800501c:	4b1f      	ldr	r3, [pc, #124]	; (800509c <HAL_RCC_OscConfig+0x558>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d030      	beq.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005034:	429a      	cmp	r2, r3
 8005036:	d129      	bne.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d122      	bne.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800504c:	4013      	ands	r3, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005052:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005054:	4293      	cmp	r3, r2
 8005056:	d119      	bne.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	085b      	lsrs	r3, r3, #1
 8005064:	3b01      	subs	r3, #1
 8005066:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d10f      	bne.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005076:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005078:	429a      	cmp	r2, r3
 800507a:	d107      	bne.n	800508c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005086:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005088:	429a      	cmp	r2, r3
 800508a:	d001      	beq.n	8005090 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e000      	b.n	8005092 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3718      	adds	r7, #24
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40023800 	.word	0x40023800

080050a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e0d0      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050b8:	4b6a      	ldr	r3, [pc, #424]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 030f 	and.w	r3, r3, #15
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d910      	bls.n	80050e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c6:	4b67      	ldr	r3, [pc, #412]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f023 020f 	bic.w	r2, r3, #15
 80050ce:	4965      	ldr	r1, [pc, #404]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050d6:	4b63      	ldr	r3, [pc, #396]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d001      	beq.n	80050e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0b8      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d020      	beq.n	8005136 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005100:	4b59      	ldr	r3, [pc, #356]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	4a58      	ldr	r2, [pc, #352]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800510a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	2b00      	cmp	r3, #0
 8005116:	d005      	beq.n	8005124 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005118:	4b53      	ldr	r3, [pc, #332]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	4a52      	ldr	r2, [pc, #328]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800511e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005122:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005124:	4b50      	ldr	r3, [pc, #320]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	494d      	ldr	r1, [pc, #308]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005132:	4313      	orrs	r3, r2
 8005134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d040      	beq.n	80051c4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d107      	bne.n	800515a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514a:	4b47      	ldr	r3, [pc, #284]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d115      	bne.n	8005182 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e07f      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b02      	cmp	r3, #2
 8005160:	d107      	bne.n	8005172 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005162:	4b41      	ldr	r3, [pc, #260]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e073      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005172:	4b3d      	ldr	r3, [pc, #244]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e06b      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005182:	4b39      	ldr	r3, [pc, #228]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f023 0203 	bic.w	r2, r3, #3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	4936      	ldr	r1, [pc, #216]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005190:	4313      	orrs	r3, r2
 8005192:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005194:	f7fe fb5c 	bl	8003850 <HAL_GetTick>
 8005198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519a:	e00a      	b.n	80051b2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800519c:	f7fe fb58 	bl	8003850 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e053      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051b2:	4b2d      	ldr	r3, [pc, #180]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 020c 	and.w	r2, r3, #12
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d1eb      	bne.n	800519c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051c4:	4b27      	ldr	r3, [pc, #156]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 030f 	and.w	r3, r3, #15
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d210      	bcs.n	80051f4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d2:	4b24      	ldr	r3, [pc, #144]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f023 020f 	bic.w	r2, r3, #15
 80051da:	4922      	ldr	r1, [pc, #136]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	4313      	orrs	r3, r2
 80051e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e2:	4b20      	ldr	r3, [pc, #128]	; (8005264 <HAL_RCC_ClockConfig+0x1c4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 030f 	and.w	r3, r3, #15
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d001      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e032      	b.n	800525a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d008      	beq.n	8005212 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005200:	4b19      	ldr	r3, [pc, #100]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	4916      	ldr	r1, [pc, #88]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800520e:	4313      	orrs	r3, r2
 8005210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0308 	and.w	r3, r3, #8
 800521a:	2b00      	cmp	r3, #0
 800521c:	d009      	beq.n	8005232 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	490e      	ldr	r1, [pc, #56]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800522e:	4313      	orrs	r3, r2
 8005230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005232:	f000 f821 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8005236:	4602      	mov	r2, r0
 8005238:	4b0b      	ldr	r3, [pc, #44]	; (8005268 <HAL_RCC_ClockConfig+0x1c8>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	091b      	lsrs	r3, r3, #4
 800523e:	f003 030f 	and.w	r3, r3, #15
 8005242:	490a      	ldr	r1, [pc, #40]	; (800526c <HAL_RCC_ClockConfig+0x1cc>)
 8005244:	5ccb      	ldrb	r3, [r1, r3]
 8005246:	fa22 f303 	lsr.w	r3, r2, r3
 800524a:	4a09      	ldr	r2, [pc, #36]	; (8005270 <HAL_RCC_ClockConfig+0x1d0>)
 800524c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800524e:	4b09      	ldr	r3, [pc, #36]	; (8005274 <HAL_RCC_ClockConfig+0x1d4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4618      	mov	r0, r3
 8005254:	f7fe fab8 	bl	80037c8 <HAL_InitTick>

  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40023c00 	.word	0x40023c00
 8005268:	40023800 	.word	0x40023800
 800526c:	08009818 	.word	0x08009818
 8005270:	20000000 	.word	0x20000000
 8005274:	20000004 	.word	0x20000004

08005278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800527c:	b090      	sub	sp, #64	; 0x40
 800527e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	637b      	str	r3, [r7, #52]	; 0x34
 8005284:	2300      	movs	r3, #0
 8005286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005288:	2300      	movs	r3, #0
 800528a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005290:	4b59      	ldr	r3, [pc, #356]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f003 030c 	and.w	r3, r3, #12
 8005298:	2b08      	cmp	r3, #8
 800529a:	d00d      	beq.n	80052b8 <HAL_RCC_GetSysClockFreq+0x40>
 800529c:	2b08      	cmp	r3, #8
 800529e:	f200 80a1 	bhi.w	80053e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_RCC_GetSysClockFreq+0x34>
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d003      	beq.n	80052b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80052aa:	e09b      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052ac:	4b53      	ldr	r3, [pc, #332]	; (80053fc <HAL_RCC_GetSysClockFreq+0x184>)
 80052ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80052b0:	e09b      	b.n	80053ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052b2:	4b53      	ldr	r3, [pc, #332]	; (8005400 <HAL_RCC_GetSysClockFreq+0x188>)
 80052b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80052b6:	e098      	b.n	80053ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052b8:	4b4f      	ldr	r3, [pc, #316]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052c0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80052c2:	4b4d      	ldr	r3, [pc, #308]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d028      	beq.n	8005320 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ce:	4b4a      	ldr	r3, [pc, #296]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	099b      	lsrs	r3, r3, #6
 80052d4:	2200      	movs	r2, #0
 80052d6:	623b      	str	r3, [r7, #32]
 80052d8:	627a      	str	r2, [r7, #36]	; 0x24
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80052e0:	2100      	movs	r1, #0
 80052e2:	4b47      	ldr	r3, [pc, #284]	; (8005400 <HAL_RCC_GetSysClockFreq+0x188>)
 80052e4:	fb03 f201 	mul.w	r2, r3, r1
 80052e8:	2300      	movs	r3, #0
 80052ea:	fb00 f303 	mul.w	r3, r0, r3
 80052ee:	4413      	add	r3, r2
 80052f0:	4a43      	ldr	r2, [pc, #268]	; (8005400 <HAL_RCC_GetSysClockFreq+0x188>)
 80052f2:	fba0 1202 	umull	r1, r2, r0, r2
 80052f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052f8:	460a      	mov	r2, r1
 80052fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80052fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052fe:	4413      	add	r3, r2
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005304:	2200      	movs	r2, #0
 8005306:	61bb      	str	r3, [r7, #24]
 8005308:	61fa      	str	r2, [r7, #28]
 800530a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800530e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005312:	f7fa ff99 	bl	8000248 <__aeabi_uldivmod>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	4613      	mov	r3, r2
 800531c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800531e:	e053      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005320:	4b35      	ldr	r3, [pc, #212]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	099b      	lsrs	r3, r3, #6
 8005326:	2200      	movs	r2, #0
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	617a      	str	r2, [r7, #20]
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005332:	f04f 0b00 	mov.w	fp, #0
 8005336:	4652      	mov	r2, sl
 8005338:	465b      	mov	r3, fp
 800533a:	f04f 0000 	mov.w	r0, #0
 800533e:	f04f 0100 	mov.w	r1, #0
 8005342:	0159      	lsls	r1, r3, #5
 8005344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005348:	0150      	lsls	r0, r2, #5
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	ebb2 080a 	subs.w	r8, r2, sl
 8005352:	eb63 090b 	sbc.w	r9, r3, fp
 8005356:	f04f 0200 	mov.w	r2, #0
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005362:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005366:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800536a:	ebb2 0408 	subs.w	r4, r2, r8
 800536e:	eb63 0509 	sbc.w	r5, r3, r9
 8005372:	f04f 0200 	mov.w	r2, #0
 8005376:	f04f 0300 	mov.w	r3, #0
 800537a:	00eb      	lsls	r3, r5, #3
 800537c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005380:	00e2      	lsls	r2, r4, #3
 8005382:	4614      	mov	r4, r2
 8005384:	461d      	mov	r5, r3
 8005386:	eb14 030a 	adds.w	r3, r4, sl
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	eb45 030b 	adc.w	r3, r5, fp
 8005390:	607b      	str	r3, [r7, #4]
 8005392:	f04f 0200 	mov.w	r2, #0
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800539e:	4629      	mov	r1, r5
 80053a0:	028b      	lsls	r3, r1, #10
 80053a2:	4621      	mov	r1, r4
 80053a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053a8:	4621      	mov	r1, r4
 80053aa:	028a      	lsls	r2, r1, #10
 80053ac:	4610      	mov	r0, r2
 80053ae:	4619      	mov	r1, r3
 80053b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053b2:	2200      	movs	r2, #0
 80053b4:	60bb      	str	r3, [r7, #8]
 80053b6:	60fa      	str	r2, [r7, #12]
 80053b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053bc:	f7fa ff44 	bl	8000248 <__aeabi_uldivmod>
 80053c0:	4602      	mov	r2, r0
 80053c2:	460b      	mov	r3, r1
 80053c4:	4613      	mov	r3, r2
 80053c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80053c8:	4b0b      	ldr	r3, [pc, #44]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	0c1b      	lsrs	r3, r3, #16
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	3301      	adds	r3, #1
 80053d4:	005b      	lsls	r3, r3, #1
 80053d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80053d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80053e2:	e002      	b.n	80053ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053e4:	4b05      	ldr	r3, [pc, #20]	; (80053fc <HAL_RCC_GetSysClockFreq+0x184>)
 80053e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80053e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3740      	adds	r7, #64	; 0x40
 80053f0:	46bd      	mov	sp, r7
 80053f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053f6:	bf00      	nop
 80053f8:	40023800 	.word	0x40023800
 80053fc:	00f42400 	.word	0x00f42400
 8005400:	017d7840 	.word	0x017d7840

08005404 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005404:	b480      	push	{r7}
 8005406:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005408:	4b03      	ldr	r3, [pc, #12]	; (8005418 <HAL_RCC_GetHCLKFreq+0x14>)
 800540a:	681b      	ldr	r3, [r3, #0]
}
 800540c:	4618      	mov	r0, r3
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	20000000 	.word	0x20000000

0800541c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005420:	f7ff fff0 	bl	8005404 <HAL_RCC_GetHCLKFreq>
 8005424:	4602      	mov	r2, r0
 8005426:	4b05      	ldr	r3, [pc, #20]	; (800543c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	0a9b      	lsrs	r3, r3, #10
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	4903      	ldr	r1, [pc, #12]	; (8005440 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005432:	5ccb      	ldrb	r3, [r1, r3]
 8005434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005438:	4618      	mov	r0, r3
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40023800 	.word	0x40023800
 8005440:	08009828 	.word	0x08009828

08005444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005448:	f7ff ffdc 	bl	8005404 <HAL_RCC_GetHCLKFreq>
 800544c:	4602      	mov	r2, r0
 800544e:	4b05      	ldr	r3, [pc, #20]	; (8005464 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	0b5b      	lsrs	r3, r3, #13
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	4903      	ldr	r1, [pc, #12]	; (8005468 <HAL_RCC_GetPCLK2Freq+0x24>)
 800545a:	5ccb      	ldrb	r3, [r1, r3]
 800545c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005460:	4618      	mov	r0, r3
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40023800 	.word	0x40023800
 8005468:	08009828 	.word	0x08009828

0800546c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b088      	sub	sp, #32
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005478:	2300      	movs	r3, #0
 800547a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005480:	2300      	movs	r3, #0
 8005482:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005484:	2300      	movs	r3, #0
 8005486:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	d012      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005494:	4b69      	ldr	r3, [pc, #420]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	4a68      	ldr	r2, [pc, #416]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800549a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800549e:	6093      	str	r3, [r2, #8]
 80054a0:	4b66      	ldr	r3, [pc, #408]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a8:	4964      	ldr	r1, [pc, #400]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80054b6:	2301      	movs	r3, #1
 80054b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d017      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054c6:	4b5d      	ldr	r3, [pc, #372]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d4:	4959      	ldr	r1, [pc, #356]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054e4:	d101      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80054e6:	2301      	movs	r3, #1
 80054e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80054f2:	2301      	movs	r3, #1
 80054f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d017      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005502:	4b4e      	ldr	r3, [pc, #312]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005504:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005508:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	494a      	ldr	r1, [pc, #296]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005520:	d101      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005522:	2301      	movs	r3, #1
 8005524:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800552e:	2301      	movs	r3, #1
 8005530:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800553e:	2301      	movs	r3, #1
 8005540:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 808b 	beq.w	8005666 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005550:	4b3a      	ldr	r3, [pc, #232]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	4a39      	ldr	r2, [pc, #228]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800555a:	6413      	str	r3, [r2, #64]	; 0x40
 800555c:	4b37      	ldr	r3, [pc, #220]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005564:	60bb      	str	r3, [r7, #8]
 8005566:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005568:	4b35      	ldr	r3, [pc, #212]	; (8005640 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a34      	ldr	r2, [pc, #208]	; (8005640 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800556e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005572:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005574:	f7fe f96c 	bl	8003850 <HAL_GetTick>
 8005578:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800557a:	e008      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800557c:	f7fe f968 	bl	8003850 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b64      	cmp	r3, #100	; 0x64
 8005588:	d901      	bls.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e38f      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800558e:	4b2c      	ldr	r3, [pc, #176]	; (8005640 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0f0      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800559a:	4b28      	ldr	r3, [pc, #160]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800559c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d035      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d02e      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055b8:	4b20      	ldr	r3, [pc, #128]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055c2:	4b1e      	ldr	r3, [pc, #120]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c6:	4a1d      	ldr	r2, [pc, #116]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055ce:	4b1b      	ldr	r3, [pc, #108]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d2:	4a1a      	ldr	r2, [pc, #104]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80055da:	4a18      	ldr	r2, [pc, #96]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055e0:	4b16      	ldr	r3, [pc, #88]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d114      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fe f930 	bl	8003850 <HAL_GetTick>
 80055f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f2:	e00a      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f4:	f7fe f92c 	bl	8003850 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005602:	4293      	cmp	r3, r2
 8005604:	d901      	bls.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e351      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800560a:	4b0c      	ldr	r3, [pc, #48]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800560c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0ee      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800561e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005622:	d111      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005624:	4b05      	ldr	r3, [pc, #20]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005630:	4b04      	ldr	r3, [pc, #16]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005632:	400b      	ands	r3, r1
 8005634:	4901      	ldr	r1, [pc, #4]	; (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005636:	4313      	orrs	r3, r2
 8005638:	608b      	str	r3, [r1, #8]
 800563a:	e00b      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800563c:	40023800 	.word	0x40023800
 8005640:	40007000 	.word	0x40007000
 8005644:	0ffffcff 	.word	0x0ffffcff
 8005648:	4bac      	ldr	r3, [pc, #688]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	4aab      	ldr	r2, [pc, #684]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800564e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005652:	6093      	str	r3, [r2, #8]
 8005654:	4ba9      	ldr	r3, [pc, #676]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005656:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005660:	49a6      	ldr	r1, [pc, #664]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005662:	4313      	orrs	r3, r2
 8005664:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0310 	and.w	r3, r3, #16
 800566e:	2b00      	cmp	r3, #0
 8005670:	d010      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005672:	4ba2      	ldr	r3, [pc, #648]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005678:	4aa0      	ldr	r2, [pc, #640]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800567a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800567e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005682:	4b9e      	ldr	r3, [pc, #632]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005684:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568c:	499b      	ldr	r1, [pc, #620]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800568e:	4313      	orrs	r3, r2
 8005690:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056a0:	4b96      	ldr	r3, [pc, #600]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056ae:	4993      	ldr	r1, [pc, #588]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00a      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056c2:	4b8e      	ldr	r3, [pc, #568]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056d0:	498a      	ldr	r1, [pc, #552]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00a      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056e4:	4b85      	ldr	r3, [pc, #532]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056f2:	4982      	ldr	r1, [pc, #520]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005706:	4b7d      	ldr	r3, [pc, #500]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005714:	4979      	ldr	r1, [pc, #484]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005716:	4313      	orrs	r3, r2
 8005718:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005728:	4b74      	ldr	r3, [pc, #464]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800572a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572e:	f023 0203 	bic.w	r2, r3, #3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005736:	4971      	ldr	r1, [pc, #452]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005738:	4313      	orrs	r3, r2
 800573a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800574a:	4b6c      	ldr	r3, [pc, #432]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800574c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005750:	f023 020c 	bic.w	r2, r3, #12
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005758:	4968      	ldr	r1, [pc, #416]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800575a:	4313      	orrs	r3, r2
 800575c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800576c:	4b63      	ldr	r3, [pc, #396]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800576e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005772:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577a:	4960      	ldr	r1, [pc, #384]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800577c:	4313      	orrs	r3, r2
 800577e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800578e:	4b5b      	ldr	r3, [pc, #364]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005794:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579c:	4957      	ldr	r1, [pc, #348]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057b0:	4b52      	ldr	r3, [pc, #328]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057be:	494f      	ldr	r1, [pc, #316]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80057d2:	4b4a      	ldr	r3, [pc, #296]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e0:	4946      	ldr	r1, [pc, #280]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80057f4:	4b41      	ldr	r3, [pc, #260]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005802:	493e      	ldr	r1, [pc, #248]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005804:	4313      	orrs	r3, r2
 8005806:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005816:	4b39      	ldr	r3, [pc, #228]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005824:	4935      	ldr	r1, [pc, #212]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005826:	4313      	orrs	r3, r2
 8005828:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005838:	4b30      	ldr	r3, [pc, #192]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800583a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005846:	492d      	ldr	r1, [pc, #180]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005848:	4313      	orrs	r3, r2
 800584a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d011      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800585a:	4b28      	ldr	r3, [pc, #160]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800585c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005860:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005868:	4924      	ldr	r1, [pc, #144]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005874:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005878:	d101      	bne.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800587a:	2301      	movs	r3, #1
 800587c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0308 	and.w	r3, r3, #8
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800588a:	2301      	movs	r3, #1
 800588c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800589a:	4b18      	ldr	r3, [pc, #96]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800589c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058a8:	4914      	ldr	r1, [pc, #80]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00b      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058bc:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058cc:	490b      	ldr	r1, [pc, #44]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00f      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80058e0:	4b06      	ldr	r3, [pc, #24]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058f0:	4902      	ldr	r1, [pc, #8]	; (80058fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80058f8:	e002      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80058fa:	bf00      	nop
 80058fc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00b      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800590c:	4b8a      	ldr	r3, [pc, #552]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800590e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005912:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800591c:	4986      	ldr	r1, [pc, #536]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800591e:	4313      	orrs	r3, r2
 8005920:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00b      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005930:	4b81      	ldr	r3, [pc, #516]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005932:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005936:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005940:	497d      	ldr	r1, [pc, #500]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d006      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005956:	2b00      	cmp	r3, #0
 8005958:	f000 80d6 	beq.w	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800595c:	4b76      	ldr	r3, [pc, #472]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a75      	ldr	r2, [pc, #468]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005962:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005966:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005968:	f7fd ff72 	bl	8003850 <HAL_GetTick>
 800596c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005970:	f7fd ff6e 	bl	8003850 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b64      	cmp	r3, #100	; 0x64
 800597c:	d901      	bls.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e195      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005982:	4b6d      	ldr	r3, [pc, #436]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1f0      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d021      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d11d      	bne.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059a2:	4b65      	ldr	r3, [pc, #404]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059a8:	0c1b      	lsrs	r3, r3, #16
 80059aa:	f003 0303 	and.w	r3, r3, #3
 80059ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059b0:	4b61      	ldr	r3, [pc, #388]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059b6:	0e1b      	lsrs	r3, r3, #24
 80059b8:	f003 030f 	and.w	r3, r3, #15
 80059bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	019a      	lsls	r2, r3, #6
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	041b      	lsls	r3, r3, #16
 80059c8:	431a      	orrs	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	061b      	lsls	r3, r3, #24
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	071b      	lsls	r3, r3, #28
 80059d6:	4958      	ldr	r1, [pc, #352]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d004      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059f2:	d00a      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d02e      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a08:	d129      	bne.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005a0a:	4b4b      	ldr	r3, [pc, #300]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a10:	0c1b      	lsrs	r3, r3, #16
 8005a12:	f003 0303 	and.w	r3, r3, #3
 8005a16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a18:	4b47      	ldr	r3, [pc, #284]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a1e:	0f1b      	lsrs	r3, r3, #28
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	019a      	lsls	r2, r3, #6
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	041b      	lsls	r3, r3, #16
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	061b      	lsls	r3, r3, #24
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	071b      	lsls	r3, r3, #28
 8005a3e:	493e      	ldr	r1, [pc, #248]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a46:	4b3c      	ldr	r3, [pc, #240]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a4c:	f023 021f 	bic.w	r2, r3, #31
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	3b01      	subs	r3, #1
 8005a56:	4938      	ldr	r1, [pc, #224]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d01d      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a6a:	4b33      	ldr	r3, [pc, #204]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a70:	0e1b      	lsrs	r3, r3, #24
 8005a72:	f003 030f 	and.w	r3, r3, #15
 8005a76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a78:	4b2f      	ldr	r3, [pc, #188]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a7e:	0f1b      	lsrs	r3, r3, #28
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	019a      	lsls	r2, r3, #6
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	041b      	lsls	r3, r3, #16
 8005a92:	431a      	orrs	r2, r3
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	061b      	lsls	r3, r3, #24
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	071b      	lsls	r3, r3, #28
 8005a9e:	4926      	ldr	r1, [pc, #152]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d011      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	019a      	lsls	r2, r3, #6
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	041b      	lsls	r3, r3, #16
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	061b      	lsls	r3, r3, #24
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	071b      	lsls	r3, r3, #28
 8005ace:	491a      	ldr	r1, [pc, #104]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ad6:	4b18      	ldr	r3, [pc, #96]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a17      	ldr	r2, [pc, #92]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005adc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ae0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ae2:	f7fd feb5 	bl	8003850 <HAL_GetTick>
 8005ae6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ae8:	e008      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005aea:	f7fd feb1 	bl	8003850 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	2b64      	cmp	r3, #100	; 0x64
 8005af6:	d901      	bls.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e0d8      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005afc:	4b0e      	ldr	r3, [pc, #56]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0f0      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	f040 80ce 	bne.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b10:	4b09      	ldr	r3, [pc, #36]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a08      	ldr	r2, [pc, #32]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b1c:	f7fd fe98 	bl	8003850 <HAL_GetTick>
 8005b20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b22:	e00b      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b24:	f7fd fe94 	bl	8003850 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b64      	cmp	r3, #100	; 0x64
 8005b30:	d904      	bls.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e0bb      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005b36:	bf00      	nop
 8005b38:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b3c:	4b5e      	ldr	r3, [pc, #376]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b48:	d0ec      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d009      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d02e      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d12a      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b72:	4b51      	ldr	r3, [pc, #324]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b78:	0c1b      	lsrs	r3, r3, #16
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b80:	4b4d      	ldr	r3, [pc, #308]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b86:	0f1b      	lsrs	r3, r3, #28
 8005b88:	f003 0307 	and.w	r3, r3, #7
 8005b8c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	019a      	lsls	r2, r3, #6
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	041b      	lsls	r3, r3, #16
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	061b      	lsls	r3, r3, #24
 8005ba0:	431a      	orrs	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	071b      	lsls	r3, r3, #28
 8005ba6:	4944      	ldr	r1, [pc, #272]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005bae:	4b42      	ldr	r3, [pc, #264]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bb4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	021b      	lsls	r3, r3, #8
 8005bc0:	493d      	ldr	r1, [pc, #244]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d022      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bd8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bdc:	d11d      	bne.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bde:	4b36      	ldr	r3, [pc, #216]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be4:	0e1b      	lsrs	r3, r3, #24
 8005be6:	f003 030f 	and.w	r3, r3, #15
 8005bea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005bec:	4b32      	ldr	r3, [pc, #200]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf2:	0f1b      	lsrs	r3, r3, #28
 8005bf4:	f003 0307 	and.w	r3, r3, #7
 8005bf8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	019a      	lsls	r2, r3, #6
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	041b      	lsls	r3, r3, #16
 8005c06:	431a      	orrs	r2, r3
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	061b      	lsls	r3, r3, #24
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	071b      	lsls	r3, r3, #28
 8005c12:	4929      	ldr	r1, [pc, #164]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0308 	and.w	r3, r3, #8
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d028      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c26:	4b24      	ldr	r3, [pc, #144]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c2c:	0e1b      	lsrs	r3, r3, #24
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c34:	4b20      	ldr	r3, [pc, #128]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c3a:	0c1b      	lsrs	r3, r3, #16
 8005c3c:	f003 0303 	and.w	r3, r3, #3
 8005c40:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	019a      	lsls	r2, r3, #6
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	041b      	lsls	r3, r3, #16
 8005c4c:	431a      	orrs	r2, r3
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	061b      	lsls	r3, r3, #24
 8005c52:	431a      	orrs	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	69db      	ldr	r3, [r3, #28]
 8005c58:	071b      	lsls	r3, r3, #28
 8005c5a:	4917      	ldr	r1, [pc, #92]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c62:	4b15      	ldr	r3, [pc, #84]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c70:	4911      	ldr	r1, [pc, #68]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c78:	4b0f      	ldr	r3, [pc, #60]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a0e      	ldr	r2, [pc, #56]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c84:	f7fd fde4 	bl	8003850 <HAL_GetTick>
 8005c88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c8c:	f7fd fde0 	bl	8003850 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b64      	cmp	r3, #100	; 0x64
 8005c98:	d901      	bls.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e007      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c9e:	4b06      	ldr	r3, [pc, #24]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ca6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005caa:	d1ef      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	40023800 	.word	0x40023800

08005cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e09d      	b.n	8005e0a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d108      	bne.n	8005ce8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cde:	d009      	beq.n	8005cf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	61da      	str	r2, [r3, #28]
 8005ce6:	e005      	b.n	8005cf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fd f980 	bl	8003014 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d34:	d902      	bls.n	8005d3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	e002      	b.n	8005d42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005d4a:	d007      	beq.n	8005d5c <HAL_SPI_Init+0xa0>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d54:	d002      	beq.n	8005d5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	431a      	orrs	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d9e:	ea42 0103 	orr.w	r1, r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	0c1b      	lsrs	r3, r3, #16
 8005db8:	f003 0204 	and.w	r2, r3, #4
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc0:	f003 0310 	and.w	r3, r3, #16
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dca:	f003 0308 	and.w	r3, r3, #8
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005dd8:	ea42 0103 	orr.w	r1, r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69da      	ldr	r2, [r3, #28]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005df8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b088      	sub	sp, #32
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
 8005e1a:	60b9      	str	r1, [r7, #8]
 8005e1c:	603b      	str	r3, [r7, #0]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_SPI_Transmit+0x22>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e158      	b.n	80060e6 <HAL_SPI_Transmit+0x2d4>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e3c:	f7fd fd08 	bl	8003850 <HAL_GetTick>
 8005e40:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005e42:	88fb      	ldrh	r3, [r7, #6]
 8005e44:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d002      	beq.n	8005e58 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005e52:	2302      	movs	r3, #2
 8005e54:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e56:	e13d      	b.n	80060d4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <HAL_SPI_Transmit+0x52>
 8005e5e:	88fb      	ldrh	r3, [r7, #6]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d102      	bne.n	8005e6a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e68:	e134      	b.n	80060d4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2203      	movs	r2, #3
 8005e6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	88fa      	ldrh	r2, [r7, #6]
 8005e82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	88fa      	ldrh	r2, [r7, #6]
 8005e88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eb4:	d10f      	bne.n	8005ed6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ec4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ed4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ee0:	2b40      	cmp	r3, #64	; 0x40
 8005ee2:	d007      	beq.n	8005ef4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005efc:	d94b      	bls.n	8005f96 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d002      	beq.n	8005f0c <HAL_SPI_Transmit+0xfa>
 8005f06:	8afb      	ldrh	r3, [r7, #22]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d13e      	bne.n	8005f8a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f10:	881a      	ldrh	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1c:	1c9a      	adds	r2, r3, #2
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f30:	e02b      	b.n	8005f8a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d112      	bne.n	8005f66 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f44:	881a      	ldrh	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f50:	1c9a      	adds	r2, r3, #2
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f64:	e011      	b.n	8005f8a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f66:	f7fd fc73 	bl	8003850 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d803      	bhi.n	8005f7e <HAL_SPI_Transmit+0x16c>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7c:	d102      	bne.n	8005f84 <HAL_SPI_Transmit+0x172>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d102      	bne.n	8005f8a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f88:	e0a4      	b.n	80060d4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1ce      	bne.n	8005f32 <HAL_SPI_Transmit+0x120>
 8005f94:	e07c      	b.n	8006090 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d002      	beq.n	8005fa4 <HAL_SPI_Transmit+0x192>
 8005f9e:	8afb      	ldrh	r3, [r7, #22]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d170      	bne.n	8006086 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d912      	bls.n	8005fd4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb2:	881a      	ldrh	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbe:	1c9a      	adds	r2, r3, #2
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	3b02      	subs	r3, #2
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fd2:	e058      	b.n	8006086 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	330c      	adds	r3, #12
 8005fde:	7812      	ldrb	r2, [r2, #0]
 8005fe0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ffa:	e044      	b.n	8006086 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b02      	cmp	r3, #2
 8006008:	d12b      	bne.n	8006062 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800600e:	b29b      	uxth	r3, r3
 8006010:	2b01      	cmp	r3, #1
 8006012:	d912      	bls.n	800603a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006018:	881a      	ldrh	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006024:	1c9a      	adds	r2, r3, #2
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800602e:	b29b      	uxth	r3, r3
 8006030:	3b02      	subs	r3, #2
 8006032:	b29a      	uxth	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006038:	e025      	b.n	8006086 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	330c      	adds	r3, #12
 8006044:	7812      	ldrb	r2, [r2, #0]
 8006046:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604c:	1c5a      	adds	r2, r3, #1
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006060:	e011      	b.n	8006086 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006062:	f7fd fbf5 	bl	8003850 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	429a      	cmp	r2, r3
 8006070:	d803      	bhi.n	800607a <HAL_SPI_Transmit+0x268>
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006078:	d102      	bne.n	8006080 <HAL_SPI_Transmit+0x26e>
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d102      	bne.n	8006086 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006084:	e026      	b.n	80060d4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800608a:	b29b      	uxth	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1b5      	bne.n	8005ffc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	6839      	ldr	r1, [r7, #0]
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f000 fd07 	bl	8006aa8 <SPI_EndRxTxTransaction>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d002      	beq.n	80060a6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2220      	movs	r2, #32
 80060a4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10a      	bne.n	80060c4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060ae:	2300      	movs	r3, #0
 80060b0:	613b      	str	r3, [r7, #16]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	613b      	str	r3, [r7, #16]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	77fb      	strb	r3, [r7, #31]
 80060d0:	e000      	b.n	80060d4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80060d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80060e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3720      	adds	r7, #32
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b088      	sub	sp, #32
 80060f2:	af02      	add	r7, sp, #8
 80060f4:	60f8      	str	r0, [r7, #12]
 80060f6:	60b9      	str	r1, [r7, #8]
 80060f8:	603b      	str	r3, [r7, #0]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800610a:	d112      	bne.n	8006132 <HAL_SPI_Receive+0x44>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10e      	bne.n	8006132 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2204      	movs	r2, #4
 8006118:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800611c:	88fa      	ldrh	r2, [r7, #6]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	4613      	mov	r3, r2
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	68b9      	ldr	r1, [r7, #8]
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f000 f910 	bl	800634e <HAL_SPI_TransmitReceive>
 800612e:	4603      	mov	r3, r0
 8006130:	e109      	b.n	8006346 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <HAL_SPI_Receive+0x52>
 800613c:	2302      	movs	r3, #2
 800613e:	e102      	b.n	8006346 <HAL_SPI_Receive+0x258>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006148:	f7fd fb82 	bl	8003850 <HAL_GetTick>
 800614c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b01      	cmp	r3, #1
 8006158:	d002      	beq.n	8006160 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800615a:	2302      	movs	r3, #2
 800615c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800615e:	e0e9      	b.n	8006334 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <HAL_SPI_Receive+0x7e>
 8006166:	88fb      	ldrh	r3, [r7, #6]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006170:	e0e0      	b.n	8006334 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2204      	movs	r2, #4
 8006176:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	88fa      	ldrh	r2, [r7, #6]
 800618a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	88fa      	ldrh	r2, [r7, #6]
 8006192:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061bc:	d908      	bls.n	80061d0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061cc:	605a      	str	r2, [r3, #4]
 80061ce:	e007      	b.n	80061e0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80061de:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061e8:	d10f      	bne.n	800620a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006208:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006214:	2b40      	cmp	r3, #64	; 0x40
 8006216:	d007      	beq.n	8006228 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006226:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006230:	d867      	bhi.n	8006302 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006232:	e030      	b.n	8006296 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b01      	cmp	r3, #1
 8006240:	d117      	bne.n	8006272 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f103 020c 	add.w	r2, r3, #12
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800624e:	7812      	ldrb	r2, [r2, #0]
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006264:	b29b      	uxth	r3, r3
 8006266:	3b01      	subs	r3, #1
 8006268:	b29a      	uxth	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006270:	e011      	b.n	8006296 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006272:	f7fd faed 	bl	8003850 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	429a      	cmp	r2, r3
 8006280:	d803      	bhi.n	800628a <HAL_SPI_Receive+0x19c>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006288:	d102      	bne.n	8006290 <HAL_SPI_Receive+0x1a2>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d102      	bne.n	8006296 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006294:	e04e      	b.n	8006334 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800629c:	b29b      	uxth	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1c8      	bne.n	8006234 <HAL_SPI_Receive+0x146>
 80062a2:	e034      	b.n	800630e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d115      	bne.n	80062de <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68da      	ldr	r2, [r3, #12]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062bc:	b292      	uxth	r2, r2
 80062be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c4:	1c9a      	adds	r2, r3, #2
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80062dc:	e011      	b.n	8006302 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062de:	f7fd fab7 	bl	8003850 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d803      	bhi.n	80062f6 <HAL_SPI_Receive+0x208>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f4:	d102      	bne.n	80062fc <HAL_SPI_Receive+0x20e>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d102      	bne.n	8006302 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006300:	e018      	b.n	8006334 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006308:	b29b      	uxth	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1ca      	bne.n	80062a4 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	6839      	ldr	r1, [r7, #0]
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 fb4c 	bl	80069b0 <SPI_EndRxTransaction>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2220      	movs	r2, #32
 8006322:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	75fb      	strb	r3, [r7, #23]
 8006330:	e000      	b.n	8006334 <HAL_SPI_Receive+0x246>
  }

error :
 8006332:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006344:	7dfb      	ldrb	r3, [r7, #23]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800634e:	b580      	push	{r7, lr}
 8006350:	b08a      	sub	sp, #40	; 0x28
 8006352:	af00      	add	r7, sp, #0
 8006354:	60f8      	str	r0, [r7, #12]
 8006356:	60b9      	str	r1, [r7, #8]
 8006358:	607a      	str	r2, [r7, #4]
 800635a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800635c:	2301      	movs	r3, #1
 800635e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006360:	2300      	movs	r3, #0
 8006362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_SPI_TransmitReceive+0x26>
 8006370:	2302      	movs	r3, #2
 8006372:	e1fb      	b.n	800676c <HAL_SPI_TransmitReceive+0x41e>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800637c:	f7fd fa68 	bl	8003850 <HAL_GetTick>
 8006380:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006388:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006390:	887b      	ldrh	r3, [r7, #2]
 8006392:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006394:	887b      	ldrh	r3, [r7, #2]
 8006396:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006398:	7efb      	ldrb	r3, [r7, #27]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d00e      	beq.n	80063bc <HAL_SPI_TransmitReceive+0x6e>
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063a4:	d106      	bne.n	80063b4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d102      	bne.n	80063b4 <HAL_SPI_TransmitReceive+0x66>
 80063ae:	7efb      	ldrb	r3, [r7, #27]
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d003      	beq.n	80063bc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
 80063b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80063ba:	e1cd      	b.n	8006758 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_SPI_TransmitReceive+0x80>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <HAL_SPI_TransmitReceive+0x80>
 80063c8:	887b      	ldrh	r3, [r7, #2]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d103      	bne.n	80063d6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80063d4:	e1c0      	b.n	8006758 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b04      	cmp	r3, #4
 80063e0:	d003      	beq.n	80063ea <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2205      	movs	r2, #5
 80063e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	887a      	ldrh	r2, [r7, #2]
 80063fa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	887a      	ldrh	r2, [r7, #2]
 8006402:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	68ba      	ldr	r2, [r7, #8]
 800640a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	887a      	ldrh	r2, [r7, #2]
 8006410:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	887a      	ldrh	r2, [r7, #2]
 8006416:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800642c:	d802      	bhi.n	8006434 <HAL_SPI_TransmitReceive+0xe6>
 800642e:	8a3b      	ldrh	r3, [r7, #16]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d908      	bls.n	8006446 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006442:	605a      	str	r2, [r3, #4]
 8006444:	e007      	b.n	8006456 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006454:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006460:	2b40      	cmp	r3, #64	; 0x40
 8006462:	d007      	beq.n	8006474 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006472:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800647c:	d97c      	bls.n	8006578 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_SPI_TransmitReceive+0x13e>
 8006486:	8a7b      	ldrh	r3, [r7, #18]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d169      	bne.n	8006560 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006490:	881a      	ldrh	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649c:	1c9a      	adds	r2, r3, #2
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064b0:	e056      	b.n	8006560 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d11b      	bne.n	80064f8 <HAL_SPI_TransmitReceive+0x1aa>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d016      	beq.n	80064f8 <HAL_SPI_TransmitReceive+0x1aa>
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d113      	bne.n	80064f8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d4:	881a      	ldrh	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e0:	1c9a      	adds	r2, r3, #2
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	3b01      	subs	r3, #1
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064f4:	2300      	movs	r3, #0
 80064f6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b01      	cmp	r3, #1
 8006504:	d11c      	bne.n	8006540 <HAL_SPI_TransmitReceive+0x1f2>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800650c:	b29b      	uxth	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d016      	beq.n	8006540 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68da      	ldr	r2, [r3, #12]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	b292      	uxth	r2, r2
 800651e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006524:	1c9a      	adds	r2, r3, #2
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800653c:	2301      	movs	r3, #1
 800653e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006540:	f7fd f986 	bl	8003850 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800654c:	429a      	cmp	r2, r3
 800654e:	d807      	bhi.n	8006560 <HAL_SPI_TransmitReceive+0x212>
 8006550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006556:	d003      	beq.n	8006560 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800655e:	e0fb      	b.n	8006758 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1a3      	bne.n	80064b2 <HAL_SPI_TransmitReceive+0x164>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d19d      	bne.n	80064b2 <HAL_SPI_TransmitReceive+0x164>
 8006576:	e0df      	b.n	8006738 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d003      	beq.n	8006588 <HAL_SPI_TransmitReceive+0x23a>
 8006580:	8a7b      	ldrh	r3, [r7, #18]
 8006582:	2b01      	cmp	r3, #1
 8006584:	f040 80cb 	bne.w	800671e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b01      	cmp	r3, #1
 8006590:	d912      	bls.n	80065b8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006596:	881a      	ldrh	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a2:	1c9a      	adds	r2, r3, #2
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	3b02      	subs	r3, #2
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065b6:	e0b2      	b.n	800671e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	330c      	adds	r3, #12
 80065c2:	7812      	ldrb	r2, [r2, #0]
 80065c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	3b01      	subs	r3, #1
 80065d8:	b29a      	uxth	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065de:	e09e      	b.n	800671e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d134      	bne.n	8006658 <HAL_SPI_TransmitReceive+0x30a>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d02f      	beq.n	8006658 <HAL_SPI_TransmitReceive+0x30a>
 80065f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d12c      	bne.n	8006658 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006602:	b29b      	uxth	r3, r3
 8006604:	2b01      	cmp	r3, #1
 8006606:	d912      	bls.n	800662e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660c:	881a      	ldrh	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006618:	1c9a      	adds	r2, r3, #2
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b02      	subs	r3, #2
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800662c:	e012      	b.n	8006654 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	330c      	adds	r3, #12
 8006638:	7812      	ldrb	r2, [r2, #0]
 800663a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800664a:	b29b      	uxth	r3, r3
 800664c:	3b01      	subs	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b01      	cmp	r3, #1
 8006664:	d148      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x3aa>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d042      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006678:	b29b      	uxth	r3, r3
 800667a:	2b01      	cmp	r3, #1
 800667c:	d923      	bls.n	80066c6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68da      	ldr	r2, [r3, #12]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	b292      	uxth	r2, r2
 800668a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	1c9a      	adds	r2, r3, #2
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b02      	subs	r3, #2
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d81f      	bhi.n	80066f4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80066c2:	605a      	str	r2, [r3, #4]
 80066c4:	e016      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f103 020c 	add.w	r2, r3, #12
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d2:	7812      	ldrb	r2, [r2, #0]
 80066d4:	b2d2      	uxtb	r2, r2
 80066d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066dc:	1c5a      	adds	r2, r3, #1
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	3b01      	subs	r3, #1
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066f4:	2301      	movs	r3, #1
 80066f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80066f8:	f7fd f8aa 	bl	8003850 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006704:	429a      	cmp	r2, r3
 8006706:	d803      	bhi.n	8006710 <HAL_SPI_TransmitReceive+0x3c2>
 8006708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800670a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670e:	d102      	bne.n	8006716 <HAL_SPI_TransmitReceive+0x3c8>
 8006710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006712:	2b00      	cmp	r3, #0
 8006714:	d103      	bne.n	800671e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800671c:	e01c      	b.n	8006758 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006722:	b29b      	uxth	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	f47f af5b 	bne.w	80065e0 <HAL_SPI_TransmitReceive+0x292>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006730:	b29b      	uxth	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	f47f af54 	bne.w	80065e0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006738:	69fa      	ldr	r2, [r7, #28]
 800673a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 f9b3 	bl	8006aa8 <SPI_EndRxTxTransaction>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d006      	beq.n	8006756 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2220      	movs	r2, #32
 8006752:	661a      	str	r2, [r3, #96]	; 0x60
 8006754:	e000      	b.n	8006758 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006756:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006768:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800676c:	4618      	mov	r0, r3
 800676e:	3728      	adds	r7, #40	; 0x28
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b088      	sub	sp, #32
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	603b      	str	r3, [r7, #0]
 8006780:	4613      	mov	r3, r2
 8006782:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006784:	f7fd f864 	bl	8003850 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800678c:	1a9b      	subs	r3, r3, r2
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	4413      	add	r3, r2
 8006792:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006794:	f7fd f85c 	bl	8003850 <HAL_GetTick>
 8006798:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800679a:	4b39      	ldr	r3, [pc, #228]	; (8006880 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	015b      	lsls	r3, r3, #5
 80067a0:	0d1b      	lsrs	r3, r3, #20
 80067a2:	69fa      	ldr	r2, [r7, #28]
 80067a4:	fb02 f303 	mul.w	r3, r2, r3
 80067a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067aa:	e054      	b.n	8006856 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b2:	d050      	beq.n	8006856 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067b4:	f7fd f84c 	bl	8003850 <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	69fa      	ldr	r2, [r7, #28]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d902      	bls.n	80067ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d13d      	bne.n	8006846 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e2:	d111      	bne.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x94>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ec:	d004      	beq.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f6:	d107      	bne.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006806:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800680c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006810:	d10f      	bne.n	8006832 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006830:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e017      	b.n	8006876 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	3b01      	subs	r3, #1
 8006854:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	4013      	ands	r3, r2
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	429a      	cmp	r2, r3
 8006864:	bf0c      	ite	eq
 8006866:	2301      	moveq	r3, #1
 8006868:	2300      	movne	r3, #0
 800686a:	b2db      	uxtb	r3, r3
 800686c:	461a      	mov	r2, r3
 800686e:	79fb      	ldrb	r3, [r7, #7]
 8006870:	429a      	cmp	r2, r3
 8006872:	d19b      	bne.n	80067ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3720      	adds	r7, #32
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	20000000 	.word	0x20000000

08006884 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b08a      	sub	sp, #40	; 0x28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006896:	f7fc ffdb 	bl	8003850 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689e:	1a9b      	subs	r3, r3, r2
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	4413      	add	r3, r2
 80068a4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80068a6:	f7fc ffd3 	bl	8003850 <HAL_GetTick>
 80068aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	330c      	adds	r3, #12
 80068b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80068b4:	4b3d      	ldr	r3, [pc, #244]	; (80069ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	00da      	lsls	r2, r3, #3
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	0d1b      	lsrs	r3, r3, #20
 80068c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c6:	fb02 f303 	mul.w	r3, r2, r3
 80068ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80068cc:	e060      	b.n	8006990 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80068d4:	d107      	bne.n	80068e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d104      	bne.n	80068e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80068e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d050      	beq.n	8006990 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068ee:	f7fc ffaf 	bl	8003850 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	6a3b      	ldr	r3, [r7, #32]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d902      	bls.n	8006904 <SPI_WaitFifoStateUntilTimeout+0x80>
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	2b00      	cmp	r3, #0
 8006902:	d13d      	bne.n	8006980 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006912:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800691c:	d111      	bne.n	8006942 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006926:	d004      	beq.n	8006932 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006930:	d107      	bne.n	8006942 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006940:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800694a:	d10f      	bne.n	800696c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800695a:	601a      	str	r2, [r3, #0]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800696a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e010      	b.n	80069a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d101      	bne.n	800698a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	3b01      	subs	r3, #1
 800698e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	4013      	ands	r3, r2
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	429a      	cmp	r2, r3
 800699e:	d196      	bne.n	80068ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3728      	adds	r7, #40	; 0x28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	20000000 	.word	0x20000000

080069b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af02      	add	r7, sp, #8
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069c4:	d111      	bne.n	80069ea <SPI_EndRxTransaction+0x3a>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ce:	d004      	beq.n	80069da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069d8:	d107      	bne.n	80069ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069f2:	d112      	bne.n	8006a1a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2200      	movs	r2, #0
 80069fc:	2180      	movs	r1, #128	; 0x80
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f7ff feb8 	bl	8006774 <SPI_WaitFlagStateUntilTimeout>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d021      	beq.n	8006a4e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a0e:	f043 0220 	orr.w	r2, r3, #32
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e03d      	b.n	8006a96 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a1a:	4b21      	ldr	r3, [pc, #132]	; (8006aa0 <SPI_EndRxTransaction+0xf0>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a21      	ldr	r2, [pc, #132]	; (8006aa4 <SPI_EndRxTransaction+0xf4>)
 8006a20:	fba2 2303 	umull	r2, r3, r2, r3
 8006a24:	0d5b      	lsrs	r3, r3, #21
 8006a26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a2a:	fb02 f303 	mul.w	r3, r2, r3
 8006a2e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a46:	2b80      	cmp	r3, #128	; 0x80
 8006a48:	d0f2      	beq.n	8006a30 <SPI_EndRxTransaction+0x80>
 8006a4a:	e000      	b.n	8006a4e <SPI_EndRxTransaction+0x9e>
        break;
 8006a4c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a56:	d11d      	bne.n	8006a94 <SPI_EndRxTransaction+0xe4>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a60:	d004      	beq.n	8006a6c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a6a:	d113      	bne.n	8006a94 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	9300      	str	r3, [sp, #0]
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f7ff ff03 	bl	8006884 <SPI_WaitFifoStateUntilTimeout>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d007      	beq.n	8006a94 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a88:	f043 0220 	orr.w	r2, r3, #32
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e000      	b.n	8006a96 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3718      	adds	r7, #24
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	20000000 	.word	0x20000000
 8006aa4:	165e9f81 	.word	0x165e9f81

08006aa8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b088      	sub	sp, #32
 8006aac:	af02      	add	r7, sp, #8
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f7ff fedf 	bl	8006884 <SPI_WaitFifoStateUntilTimeout>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d007      	beq.n	8006adc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad0:	f043 0220 	orr.w	r2, r3, #32
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e046      	b.n	8006b6a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006adc:	4b25      	ldr	r3, [pc, #148]	; (8006b74 <SPI_EndRxTxTransaction+0xcc>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a25      	ldr	r2, [pc, #148]	; (8006b78 <SPI_EndRxTxTransaction+0xd0>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	0d5b      	lsrs	r3, r3, #21
 8006ae8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006aec:	fb02 f303 	mul.w	r3, r2, r3
 8006af0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006afa:	d112      	bne.n	8006b22 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2200      	movs	r2, #0
 8006b04:	2180      	movs	r1, #128	; 0x80
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f7ff fe34 	bl	8006774 <SPI_WaitFlagStateUntilTimeout>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d016      	beq.n	8006b40 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b16:	f043 0220 	orr.w	r2, r3, #32
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e023      	b.n	8006b6a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00a      	beq.n	8006b3e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b38:	2b80      	cmp	r3, #128	; 0x80
 8006b3a:	d0f2      	beq.n	8006b22 <SPI_EndRxTxTransaction+0x7a>
 8006b3c:	e000      	b.n	8006b40 <SPI_EndRxTxTransaction+0x98>
        break;
 8006b3e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f7ff fe99 	bl	8006884 <SPI_WaitFifoStateUntilTimeout>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d007      	beq.n	8006b68 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b5c:	f043 0220 	orr.w	r2, r3, #32
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e000      	b.n	8006b6a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20000000 	.word	0x20000000
 8006b78:	165e9f81 	.word	0x165e9f81

08006b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e049      	b.n	8006c22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d106      	bne.n	8006ba8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f7fc fcee 	bl	8003584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2202      	movs	r2, #2
 8006bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	4619      	mov	r1, r3
 8006bba:	4610      	mov	r0, r2
 8006bbc:	f000 fe9a 	bl	80078f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3708      	adds	r7, #8
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d001      	beq.n	8006c44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e04c      	b.n	8006cde <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a26      	ldr	r2, [pc, #152]	; (8006cec <HAL_TIM_Base_Start+0xc0>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d022      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c5e:	d01d      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a22      	ldr	r2, [pc, #136]	; (8006cf0 <HAL_TIM_Base_Start+0xc4>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d018      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a21      	ldr	r2, [pc, #132]	; (8006cf4 <HAL_TIM_Base_Start+0xc8>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d013      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1f      	ldr	r2, [pc, #124]	; (8006cf8 <HAL_TIM_Base_Start+0xcc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00e      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1e      	ldr	r2, [pc, #120]	; (8006cfc <HAL_TIM_Base_Start+0xd0>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d009      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a1c      	ldr	r2, [pc, #112]	; (8006d00 <HAL_TIM_Base_Start+0xd4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d004      	beq.n	8006c9c <HAL_TIM_Base_Start+0x70>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a1b      	ldr	r2, [pc, #108]	; (8006d04 <HAL_TIM_Base_Start+0xd8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d115      	bne.n	8006cc8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	689a      	ldr	r2, [r3, #8]
 8006ca2:	4b19      	ldr	r3, [pc, #100]	; (8006d08 <HAL_TIM_Base_Start+0xdc>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2b06      	cmp	r3, #6
 8006cac:	d015      	beq.n	8006cda <HAL_TIM_Base_Start+0xae>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cb4:	d011      	beq.n	8006cda <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0201 	orr.w	r2, r2, #1
 8006cc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc6:	e008      	b.n	8006cda <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 0201 	orr.w	r2, r2, #1
 8006cd6:	601a      	str	r2, [r3, #0]
 8006cd8:	e000      	b.n	8006cdc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	40010000 	.word	0x40010000
 8006cf0:	40000400 	.word	0x40000400
 8006cf4:	40000800 	.word	0x40000800
 8006cf8:	40000c00 	.word	0x40000c00
 8006cfc:	40010400 	.word	0x40010400
 8006d00:	40014000 	.word	0x40014000
 8006d04:	40001800 	.word	0x40001800
 8006d08:	00010007 	.word	0x00010007

08006d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d001      	beq.n	8006d24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e054      	b.n	8006dce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a26      	ldr	r2, [pc, #152]	; (8006ddc <HAL_TIM_Base_Start_IT+0xd0>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d022      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d4e:	d01d      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a22      	ldr	r2, [pc, #136]	; (8006de0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d018      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a21      	ldr	r2, [pc, #132]	; (8006de4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d013      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a1f      	ldr	r2, [pc, #124]	; (8006de8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d00e      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a1e      	ldr	r2, [pc, #120]	; (8006dec <HAL_TIM_Base_Start_IT+0xe0>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d009      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a1c      	ldr	r2, [pc, #112]	; (8006df0 <HAL_TIM_Base_Start_IT+0xe4>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x80>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a1b      	ldr	r2, [pc, #108]	; (8006df4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d115      	bne.n	8006db8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	689a      	ldr	r2, [r3, #8]
 8006d92:	4b19      	ldr	r3, [pc, #100]	; (8006df8 <HAL_TIM_Base_Start_IT+0xec>)
 8006d94:	4013      	ands	r3, r2
 8006d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2b06      	cmp	r3, #6
 8006d9c:	d015      	beq.n	8006dca <HAL_TIM_Base_Start_IT+0xbe>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006da4:	d011      	beq.n	8006dca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0201 	orr.w	r2, r2, #1
 8006db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db6:	e008      	b.n	8006dca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0201 	orr.w	r2, r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	e000      	b.n	8006dcc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3714      	adds	r7, #20
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	40010000 	.word	0x40010000
 8006de0:	40000400 	.word	0x40000400
 8006de4:	40000800 	.word	0x40000800
 8006de8:	40000c00 	.word	0x40000c00
 8006dec:	40010400 	.word	0x40010400
 8006df0:	40014000 	.word	0x40014000
 8006df4:	40001800 	.word	0x40001800
 8006df8:	00010007 	.word	0x00010007

08006dfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e049      	b.n	8006ea2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d106      	bne.n	8006e28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7fc fb8e 	bl	8003544 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	3304      	adds	r3, #4
 8006e38:	4619      	mov	r1, r3
 8006e3a:	4610      	mov	r0, r2
 8006e3c:	f000 fd5a 	bl	80078f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b082      	sub	sp, #8
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e049      	b.n	8006f50 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d106      	bne.n	8006ed6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7fc faeb 	bl	80034ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2202      	movs	r2, #2
 8006eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4610      	mov	r0, r2
 8006eea:	f000 fd03 	bl	80078f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <HAL_TIM_IC_Start_IT+0x1e>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	e023      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x66>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b04      	cmp	r3, #4
 8006f7a:	d104      	bne.n	8006f86 <HAL_TIM_IC_Start_IT+0x2e>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	e01b      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x66>
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d104      	bne.n	8006f96 <HAL_TIM_IC_Start_IT+0x3e>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	e013      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x66>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b0c      	cmp	r3, #12
 8006f9a:	d104      	bne.n	8006fa6 <HAL_TIM_IC_Start_IT+0x4e>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	e00b      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x66>
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b10      	cmp	r3, #16
 8006faa:	d104      	bne.n	8006fb6 <HAL_TIM_IC_Start_IT+0x5e>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	e003      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x66>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d104      	bne.n	8006fd0 <HAL_TIM_IC_Start_IT+0x78>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	e013      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0xa0>
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	d104      	bne.n	8006fe0 <HAL_TIM_IC_Start_IT+0x88>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	e00b      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0xa0>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2b08      	cmp	r3, #8
 8006fe4:	d104      	bne.n	8006ff0 <HAL_TIM_IC_Start_IT+0x98>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	e003      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0xa0>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ffa:	7bbb      	ldrb	r3, [r7, #14]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d102      	bne.n	8007006 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007000:	7b7b      	ldrb	r3, [r7, #13]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d001      	beq.n	800700a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e0e2      	b.n	80071d0 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <HAL_TIM_IC_Start_IT+0xc2>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007018:	e023      	b.n	8007062 <HAL_TIM_IC_Start_IT+0x10a>
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b04      	cmp	r3, #4
 800701e:	d104      	bne.n	800702a <HAL_TIM_IC_Start_IT+0xd2>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007028:	e01b      	b.n	8007062 <HAL_TIM_IC_Start_IT+0x10a>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b08      	cmp	r3, #8
 800702e:	d104      	bne.n	800703a <HAL_TIM_IC_Start_IT+0xe2>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007038:	e013      	b.n	8007062 <HAL_TIM_IC_Start_IT+0x10a>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b0c      	cmp	r3, #12
 800703e:	d104      	bne.n	800704a <HAL_TIM_IC_Start_IT+0xf2>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007048:	e00b      	b.n	8007062 <HAL_TIM_IC_Start_IT+0x10a>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b10      	cmp	r3, #16
 800704e:	d104      	bne.n	800705a <HAL_TIM_IC_Start_IT+0x102>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007058:	e003      	b.n	8007062 <HAL_TIM_IC_Start_IT+0x10a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2202      	movs	r2, #2
 800705e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d104      	bne.n	8007072 <HAL_TIM_IC_Start_IT+0x11a>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007070:	e013      	b.n	800709a <HAL_TIM_IC_Start_IT+0x142>
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b04      	cmp	r3, #4
 8007076:	d104      	bne.n	8007082 <HAL_TIM_IC_Start_IT+0x12a>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007080:	e00b      	b.n	800709a <HAL_TIM_IC_Start_IT+0x142>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b08      	cmp	r3, #8
 8007086:	d104      	bne.n	8007092 <HAL_TIM_IC_Start_IT+0x13a>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007090:	e003      	b.n	800709a <HAL_TIM_IC_Start_IT+0x142>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2202      	movs	r2, #2
 8007096:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b0c      	cmp	r3, #12
 800709e:	d841      	bhi.n	8007124 <HAL_TIM_IC_Start_IT+0x1cc>
 80070a0:	a201      	add	r2, pc, #4	; (adr r2, 80070a8 <HAL_TIM_IC_Start_IT+0x150>)
 80070a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a6:	bf00      	nop
 80070a8:	080070dd 	.word	0x080070dd
 80070ac:	08007125 	.word	0x08007125
 80070b0:	08007125 	.word	0x08007125
 80070b4:	08007125 	.word	0x08007125
 80070b8:	080070ef 	.word	0x080070ef
 80070bc:	08007125 	.word	0x08007125
 80070c0:	08007125 	.word	0x08007125
 80070c4:	08007125 	.word	0x08007125
 80070c8:	08007101 	.word	0x08007101
 80070cc:	08007125 	.word	0x08007125
 80070d0:	08007125 	.word	0x08007125
 80070d4:	08007125 	.word	0x08007125
 80070d8:	08007113 	.word	0x08007113
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f042 0202 	orr.w	r2, r2, #2
 80070ea:	60da      	str	r2, [r3, #12]
      break;
 80070ec:	e01d      	b.n	800712a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68da      	ldr	r2, [r3, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0204 	orr.w	r2, r2, #4
 80070fc:	60da      	str	r2, [r3, #12]
      break;
 80070fe:	e014      	b.n	800712a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68da      	ldr	r2, [r3, #12]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 0208 	orr.w	r2, r2, #8
 800710e:	60da      	str	r2, [r3, #12]
      break;
 8007110:	e00b      	b.n	800712a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f042 0210 	orr.w	r2, r2, #16
 8007120:	60da      	str	r2, [r3, #12]
      break;
 8007122:	e002      	b.n	800712a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	73fb      	strb	r3, [r7, #15]
      break;
 8007128:	bf00      	nop
  }

  if (status == HAL_OK)
 800712a:	7bfb      	ldrb	r3, [r7, #15]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d14e      	bne.n	80071ce <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2201      	movs	r2, #1
 8007136:	6839      	ldr	r1, [r7, #0]
 8007138:	4618      	mov	r0, r3
 800713a:	f001 f916 	bl	800836a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a25      	ldr	r2, [pc, #148]	; (80071d8 <HAL_TIM_IC_Start_IT+0x280>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d022      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007150:	d01d      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a21      	ldr	r2, [pc, #132]	; (80071dc <HAL_TIM_IC_Start_IT+0x284>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d018      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a1f      	ldr	r2, [pc, #124]	; (80071e0 <HAL_TIM_IC_Start_IT+0x288>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d013      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a1e      	ldr	r2, [pc, #120]	; (80071e4 <HAL_TIM_IC_Start_IT+0x28c>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00e      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a1c      	ldr	r2, [pc, #112]	; (80071e8 <HAL_TIM_IC_Start_IT+0x290>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d009      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a1b      	ldr	r2, [pc, #108]	; (80071ec <HAL_TIM_IC_Start_IT+0x294>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d004      	beq.n	800718e <HAL_TIM_IC_Start_IT+0x236>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a19      	ldr	r2, [pc, #100]	; (80071f0 <HAL_TIM_IC_Start_IT+0x298>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d115      	bne.n	80071ba <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	689a      	ldr	r2, [r3, #8]
 8007194:	4b17      	ldr	r3, [pc, #92]	; (80071f4 <HAL_TIM_IC_Start_IT+0x29c>)
 8007196:	4013      	ands	r3, r2
 8007198:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2b06      	cmp	r3, #6
 800719e:	d015      	beq.n	80071cc <HAL_TIM_IC_Start_IT+0x274>
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071a6:	d011      	beq.n	80071cc <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f042 0201 	orr.w	r2, r2, #1
 80071b6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071b8:	e008      	b.n	80071cc <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f042 0201 	orr.w	r2, r2, #1
 80071c8:	601a      	str	r2, [r3, #0]
 80071ca:	e000      	b.n	80071ce <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071cc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	40010000 	.word	0x40010000
 80071dc:	40000400 	.word	0x40000400
 80071e0:	40000800 	.word	0x40000800
 80071e4:	40000c00 	.word	0x40000c00
 80071e8:	40010400 	.word	0x40010400
 80071ec:	40014000 	.word	0x40014000
 80071f0:	40001800 	.word	0x40001800
 80071f4:	00010007 	.word	0x00010007

080071f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	2b02      	cmp	r3, #2
 800720c:	d122      	bne.n	8007254 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d11b      	bne.n	8007254 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f06f 0202 	mvn.w	r2, #2
 8007224:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	f003 0303 	and.w	r3, r3, #3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fb3c 	bl	80078b8 <HAL_TIM_IC_CaptureCallback>
 8007240:	e005      	b.n	800724e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 fb2e 	bl	80078a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 fb3f 	bl	80078cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	f003 0304 	and.w	r3, r3, #4
 800725e:	2b04      	cmp	r3, #4
 8007260:	d122      	bne.n	80072a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b04      	cmp	r3, #4
 800726e:	d11b      	bne.n	80072a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f06f 0204 	mvn.w	r2, #4
 8007278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2202      	movs	r2, #2
 800727e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fb12 	bl	80078b8 <HAL_TIM_IC_CaptureCallback>
 8007294:	e005      	b.n	80072a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 fb04 	bl	80078a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fb15 	bl	80078cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	d122      	bne.n	80072fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b08      	cmp	r3, #8
 80072c2:	d11b      	bne.n	80072fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f06f 0208 	mvn.w	r2, #8
 80072cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2204      	movs	r2, #4
 80072d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	f003 0303 	and.w	r3, r3, #3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fae8 	bl	80078b8 <HAL_TIM_IC_CaptureCallback>
 80072e8:	e005      	b.n	80072f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fada 	bl	80078a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 faeb 	bl	80078cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	f003 0310 	and.w	r3, r3, #16
 8007306:	2b10      	cmp	r3, #16
 8007308:	d122      	bne.n	8007350 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	f003 0310 	and.w	r3, r3, #16
 8007314:	2b10      	cmp	r3, #16
 8007316:	d11b      	bne.n	8007350 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f06f 0210 	mvn.w	r2, #16
 8007320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2208      	movs	r2, #8
 8007326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fabe 	bl	80078b8 <HAL_TIM_IC_CaptureCallback>
 800733c:	e005      	b.n	800734a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fab0 	bl	80078a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 fac1 	bl	80078cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	2b01      	cmp	r3, #1
 800735c:	d10e      	bne.n	800737c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b01      	cmp	r3, #1
 800736a:	d107      	bne.n	800737c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f06f 0201 	mvn.w	r2, #1
 8007374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7fb fd58 	bl	8002e2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007386:	2b80      	cmp	r3, #128	; 0x80
 8007388:	d10e      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007394:	2b80      	cmp	r3, #128	; 0x80
 8007396:	d107      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80073a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f001 f89e 	bl	80084e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073b6:	d10e      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c2:	2b80      	cmp	r3, #128	; 0x80
 80073c4:	d107      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80073ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f001 f891 	bl	80084f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e0:	2b40      	cmp	r3, #64	; 0x40
 80073e2:	d10e      	bne.n	8007402 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ee:	2b40      	cmp	r3, #64	; 0x40
 80073f0:	d107      	bne.n	8007402 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 fa6f 	bl	80078e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	f003 0320 	and.w	r3, r3, #32
 800740c:	2b20      	cmp	r3, #32
 800740e:	d10e      	bne.n	800742e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f003 0320 	and.w	r3, r3, #32
 800741a:	2b20      	cmp	r3, #32
 800741c:	d107      	bne.n	800742e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f06f 0220 	mvn.w	r2, #32
 8007426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f001 f851 	bl	80084d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800742e:	bf00      	nop
 8007430:	3708      	adds	r7, #8
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b086      	sub	sp, #24
 800743a:	af00      	add	r7, sp, #0
 800743c:	60f8      	str	r0, [r7, #12]
 800743e:	60b9      	str	r1, [r7, #8]
 8007440:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800744c:	2b01      	cmp	r3, #1
 800744e:	d101      	bne.n	8007454 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007450:	2302      	movs	r3, #2
 8007452:	e088      	b.n	8007566 <HAL_TIM_IC_ConfigChannel+0x130>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d11b      	bne.n	800749a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	6819      	ldr	r1, [r3, #0]
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f000 fdd1 	bl	8008018 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	699a      	ldr	r2, [r3, #24]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 020c 	bic.w	r2, r2, #12
 8007484:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6999      	ldr	r1, [r3, #24]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	689a      	ldr	r2, [r3, #8]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	619a      	str	r2, [r3, #24]
 8007498:	e060      	b.n	800755c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b04      	cmp	r3, #4
 800749e:	d11c      	bne.n	80074da <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6818      	ldr	r0, [r3, #0]
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	6819      	ldr	r1, [r3, #0]
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	f000 fe55 	bl	800815e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	699a      	ldr	r2, [r3, #24]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80074c2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6999      	ldr	r1, [r3, #24]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	021a      	lsls	r2, r3, #8
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	430a      	orrs	r2, r1
 80074d6:	619a      	str	r2, [r3, #24]
 80074d8:	e040      	b.n	800755c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b08      	cmp	r3, #8
 80074de:	d11b      	bne.n	8007518 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6818      	ldr	r0, [r3, #0]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	6819      	ldr	r1, [r3, #0]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	685a      	ldr	r2, [r3, #4]
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	f000 fea2 	bl	8008238 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	69da      	ldr	r2, [r3, #28]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 020c 	bic.w	r2, r2, #12
 8007502:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	69d9      	ldr	r1, [r3, #28]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	689a      	ldr	r2, [r3, #8]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	61da      	str	r2, [r3, #28]
 8007516:	e021      	b.n	800755c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2b0c      	cmp	r3, #12
 800751c:	d11c      	bne.n	8007558 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6818      	ldr	r0, [r3, #0]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	6819      	ldr	r1, [r3, #0]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	f000 febf 	bl	80082b0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	69da      	ldr	r2, [r3, #28]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007540:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	69d9      	ldr	r1, [r3, #28]
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	021a      	lsls	r2, r3, #8
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	430a      	orrs	r2, r1
 8007554:	61da      	str	r2, [r3, #28]
 8007556:	e001      	b.n	800755c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007564:	7dfb      	ldrb	r3, [r7, #23]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3718      	adds	r7, #24
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800757c:	2300      	movs	r3, #0
 800757e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007586:	2b01      	cmp	r3, #1
 8007588:	d101      	bne.n	800758e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800758a:	2302      	movs	r3, #2
 800758c:	e0ff      	b.n	800778e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2b14      	cmp	r3, #20
 800759a:	f200 80f0 	bhi.w	800777e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800759e:	a201      	add	r2, pc, #4	; (adr r2, 80075a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80075a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a4:	080075f9 	.word	0x080075f9
 80075a8:	0800777f 	.word	0x0800777f
 80075ac:	0800777f 	.word	0x0800777f
 80075b0:	0800777f 	.word	0x0800777f
 80075b4:	08007639 	.word	0x08007639
 80075b8:	0800777f 	.word	0x0800777f
 80075bc:	0800777f 	.word	0x0800777f
 80075c0:	0800777f 	.word	0x0800777f
 80075c4:	0800767b 	.word	0x0800767b
 80075c8:	0800777f 	.word	0x0800777f
 80075cc:	0800777f 	.word	0x0800777f
 80075d0:	0800777f 	.word	0x0800777f
 80075d4:	080076bb 	.word	0x080076bb
 80075d8:	0800777f 	.word	0x0800777f
 80075dc:	0800777f 	.word	0x0800777f
 80075e0:	0800777f 	.word	0x0800777f
 80075e4:	080076fd 	.word	0x080076fd
 80075e8:	0800777f 	.word	0x0800777f
 80075ec:	0800777f 	.word	0x0800777f
 80075f0:	0800777f 	.word	0x0800777f
 80075f4:	0800773d 	.word	0x0800773d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68b9      	ldr	r1, [r7, #8]
 80075fe:	4618      	mov	r0, r3
 8007600:	f000 fa18 	bl	8007a34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	699a      	ldr	r2, [r3, #24]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0208 	orr.w	r2, r2, #8
 8007612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	699a      	ldr	r2, [r3, #24]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f022 0204 	bic.w	r2, r2, #4
 8007622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6999      	ldr	r1, [r3, #24]
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	691a      	ldr	r2, [r3, #16]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	430a      	orrs	r2, r1
 8007634:	619a      	str	r2, [r3, #24]
      break;
 8007636:	e0a5      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68b9      	ldr	r1, [r7, #8]
 800763e:	4618      	mov	r0, r3
 8007640:	f000 fa6a 	bl	8007b18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	699a      	ldr	r2, [r3, #24]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	699a      	ldr	r2, [r3, #24]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	6999      	ldr	r1, [r3, #24]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	021a      	lsls	r2, r3, #8
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	430a      	orrs	r2, r1
 8007676:	619a      	str	r2, [r3, #24]
      break;
 8007678:	e084      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68b9      	ldr	r1, [r7, #8]
 8007680:	4618      	mov	r0, r3
 8007682:	f000 fac1 	bl	8007c08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	69da      	ldr	r2, [r3, #28]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f042 0208 	orr.w	r2, r2, #8
 8007694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	69da      	ldr	r2, [r3, #28]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0204 	bic.w	r2, r2, #4
 80076a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	69d9      	ldr	r1, [r3, #28]
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	691a      	ldr	r2, [r3, #16]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	61da      	str	r2, [r3, #28]
      break;
 80076b8:	e064      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68b9      	ldr	r1, [r7, #8]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f000 fb17 	bl	8007cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	69da      	ldr	r2, [r3, #28]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	69da      	ldr	r2, [r3, #28]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	69d9      	ldr	r1, [r3, #28]
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	021a      	lsls	r2, r3, #8
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	61da      	str	r2, [r3, #28]
      break;
 80076fa:	e043      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fb4e 	bl	8007da4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f042 0208 	orr.w	r2, r2, #8
 8007716:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f022 0204 	bic.w	r2, r2, #4
 8007726:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	691a      	ldr	r2, [r3, #16]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	430a      	orrs	r2, r1
 8007738:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800773a:	e023      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68b9      	ldr	r1, [r7, #8]
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fb80 	bl	8007e48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007756:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007766:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	021a      	lsls	r2, r3, #8
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800777c:	e002      	b.n	8007784 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	75fb      	strb	r3, [r7, #23]
      break;
 8007782:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800778c:	7dfb      	ldrb	r3, [r7, #23]
}
 800778e:	4618      	mov	r0, r3
 8007790:	3718      	adds	r7, #24
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop

08007798 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d101      	bne.n	80077b0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80077ac:	2302      	movs	r3, #2
 80077ae:	e031      	b.n	8007814 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2202      	movs	r2, #2
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80077c0:	6839      	ldr	r1, [r7, #0]
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 fb94 	bl	8007ef0 <TIM_SlaveTimer_SetConfig>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d009      	beq.n	80077e2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e018      	b.n	8007814 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007800:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3708      	adds	r7, #8
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b0c      	cmp	r3, #12
 800782e:	d831      	bhi.n	8007894 <HAL_TIM_ReadCapturedValue+0x78>
 8007830:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007836:	bf00      	nop
 8007838:	0800786d 	.word	0x0800786d
 800783c:	08007895 	.word	0x08007895
 8007840:	08007895 	.word	0x08007895
 8007844:	08007895 	.word	0x08007895
 8007848:	08007877 	.word	0x08007877
 800784c:	08007895 	.word	0x08007895
 8007850:	08007895 	.word	0x08007895
 8007854:	08007895 	.word	0x08007895
 8007858:	08007881 	.word	0x08007881
 800785c:	08007895 	.word	0x08007895
 8007860:	08007895 	.word	0x08007895
 8007864:	08007895 	.word	0x08007895
 8007868:	0800788b 	.word	0x0800788b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007872:	60fb      	str	r3, [r7, #12]

      break;
 8007874:	e00f      	b.n	8007896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787c:	60fb      	str	r3, [r7, #12]

      break;
 800787e:	e00a      	b.n	8007896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007886:	60fb      	str	r3, [r7, #12]

      break;
 8007888:	e005      	b.n	8007896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007890:	60fb      	str	r3, [r7, #12]

      break;
 8007892:	e000      	b.n	8007896 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007894:	bf00      	nop
  }

  return tmpreg;
 8007896:	68fb      	ldr	r3, [r7, #12]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3714      	adds	r7, #20
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a40      	ldr	r2, [pc, #256]	; (8007a08 <TIM_Base_SetConfig+0x114>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d013      	beq.n	8007934 <TIM_Base_SetConfig+0x40>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007912:	d00f      	beq.n	8007934 <TIM_Base_SetConfig+0x40>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	4a3d      	ldr	r2, [pc, #244]	; (8007a0c <TIM_Base_SetConfig+0x118>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d00b      	beq.n	8007934 <TIM_Base_SetConfig+0x40>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a3c      	ldr	r2, [pc, #240]	; (8007a10 <TIM_Base_SetConfig+0x11c>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d007      	beq.n	8007934 <TIM_Base_SetConfig+0x40>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a3b      	ldr	r2, [pc, #236]	; (8007a14 <TIM_Base_SetConfig+0x120>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d003      	beq.n	8007934 <TIM_Base_SetConfig+0x40>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a3a      	ldr	r2, [pc, #232]	; (8007a18 <TIM_Base_SetConfig+0x124>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d108      	bne.n	8007946 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800793a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	4313      	orrs	r3, r2
 8007944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a2f      	ldr	r2, [pc, #188]	; (8007a08 <TIM_Base_SetConfig+0x114>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d02b      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007954:	d027      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a2c      	ldr	r2, [pc, #176]	; (8007a0c <TIM_Base_SetConfig+0x118>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d023      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a2b      	ldr	r2, [pc, #172]	; (8007a10 <TIM_Base_SetConfig+0x11c>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d01f      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a2a      	ldr	r2, [pc, #168]	; (8007a14 <TIM_Base_SetConfig+0x120>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d01b      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a29      	ldr	r2, [pc, #164]	; (8007a18 <TIM_Base_SetConfig+0x124>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d017      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a28      	ldr	r2, [pc, #160]	; (8007a1c <TIM_Base_SetConfig+0x128>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d013      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a27      	ldr	r2, [pc, #156]	; (8007a20 <TIM_Base_SetConfig+0x12c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d00f      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a26      	ldr	r2, [pc, #152]	; (8007a24 <TIM_Base_SetConfig+0x130>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d00b      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a25      	ldr	r2, [pc, #148]	; (8007a28 <TIM_Base_SetConfig+0x134>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d007      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a24      	ldr	r2, [pc, #144]	; (8007a2c <TIM_Base_SetConfig+0x138>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d003      	beq.n	80079a6 <TIM_Base_SetConfig+0xb2>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a23      	ldr	r2, [pc, #140]	; (8007a30 <TIM_Base_SetConfig+0x13c>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d108      	bne.n	80079b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	689a      	ldr	r2, [r3, #8]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a0a      	ldr	r2, [pc, #40]	; (8007a08 <TIM_Base_SetConfig+0x114>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d003      	beq.n	80079ec <TIM_Base_SetConfig+0xf8>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a0c      	ldr	r2, [pc, #48]	; (8007a18 <TIM_Base_SetConfig+0x124>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d103      	bne.n	80079f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	691a      	ldr	r2, [r3, #16]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	615a      	str	r2, [r3, #20]
}
 80079fa:	bf00      	nop
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40010000 	.word	0x40010000
 8007a0c:	40000400 	.word	0x40000400
 8007a10:	40000800 	.word	0x40000800
 8007a14:	40000c00 	.word	0x40000c00
 8007a18:	40010400 	.word	0x40010400
 8007a1c:	40014000 	.word	0x40014000
 8007a20:	40014400 	.word	0x40014400
 8007a24:	40014800 	.word	0x40014800
 8007a28:	40001800 	.word	0x40001800
 8007a2c:	40001c00 	.word	0x40001c00
 8007a30:	40002000 	.word	0x40002000

08007a34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	f023 0201 	bic.w	r2, r3, #1
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	699b      	ldr	r3, [r3, #24]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	4b2b      	ldr	r3, [pc, #172]	; (8007b0c <TIM_OC1_SetConfig+0xd8>)
 8007a60:	4013      	ands	r3, r2
 8007a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f023 0303 	bic.w	r3, r3, #3
 8007a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f023 0302 	bic.w	r3, r3, #2
 8007a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a21      	ldr	r2, [pc, #132]	; (8007b10 <TIM_OC1_SetConfig+0xdc>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d003      	beq.n	8007a98 <TIM_OC1_SetConfig+0x64>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a20      	ldr	r2, [pc, #128]	; (8007b14 <TIM_OC1_SetConfig+0xe0>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d10c      	bne.n	8007ab2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f023 0308 	bic.w	r3, r3, #8
 8007a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f023 0304 	bic.w	r3, r3, #4
 8007ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a16      	ldr	r2, [pc, #88]	; (8007b10 <TIM_OC1_SetConfig+0xdc>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d003      	beq.n	8007ac2 <TIM_OC1_SetConfig+0x8e>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a15      	ldr	r2, [pc, #84]	; (8007b14 <TIM_OC1_SetConfig+0xe0>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d111      	bne.n	8007ae6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685a      	ldr	r2, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	621a      	str	r2, [r3, #32]
}
 8007b00:	bf00      	nop
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	fffeff8f 	.word	0xfffeff8f
 8007b10:	40010000 	.word	0x40010000
 8007b14:	40010400 	.word	0x40010400

08007b18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b087      	sub	sp, #28
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	f023 0210 	bic.w	r2, r3, #16
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	4b2e      	ldr	r3, [pc, #184]	; (8007bfc <TIM_OC2_SetConfig+0xe4>)
 8007b44:	4013      	ands	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	021b      	lsls	r3, r3, #8
 8007b56:	68fa      	ldr	r2, [r7, #12]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f023 0320 	bic.w	r3, r3, #32
 8007b62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a23      	ldr	r2, [pc, #140]	; (8007c00 <TIM_OC2_SetConfig+0xe8>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d003      	beq.n	8007b80 <TIM_OC2_SetConfig+0x68>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a22      	ldr	r2, [pc, #136]	; (8007c04 <TIM_OC2_SetConfig+0xec>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d10d      	bne.n	8007b9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	011b      	lsls	r3, r3, #4
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b9a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a18      	ldr	r2, [pc, #96]	; (8007c00 <TIM_OC2_SetConfig+0xe8>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d003      	beq.n	8007bac <TIM_OC2_SetConfig+0x94>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a17      	ldr	r2, [pc, #92]	; (8007c04 <TIM_OC2_SetConfig+0xec>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d113      	bne.n	8007bd4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	693a      	ldr	r2, [r7, #16]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	699b      	ldr	r3, [r3, #24]
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	697a      	ldr	r2, [r7, #20]
 8007bec:	621a      	str	r2, [r3, #32]
}
 8007bee:	bf00      	nop
 8007bf0:	371c      	adds	r7, #28
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	feff8fff 	.word	0xfeff8fff
 8007c00:	40010000 	.word	0x40010000
 8007c04:	40010400 	.word	0x40010400

08007c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a1b      	ldr	r3, [r3, #32]
 8007c16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	4b2d      	ldr	r3, [pc, #180]	; (8007ce8 <TIM_OC3_SetConfig+0xe0>)
 8007c34:	4013      	ands	r3, r2
 8007c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 0303 	bic.w	r3, r3, #3
 8007c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	021b      	lsls	r3, r3, #8
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a22      	ldr	r2, [pc, #136]	; (8007cec <TIM_OC3_SetConfig+0xe4>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d003      	beq.n	8007c6e <TIM_OC3_SetConfig+0x66>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a21      	ldr	r2, [pc, #132]	; (8007cf0 <TIM_OC3_SetConfig+0xe8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d10d      	bne.n	8007c8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	021b      	lsls	r3, r3, #8
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a17      	ldr	r2, [pc, #92]	; (8007cec <TIM_OC3_SetConfig+0xe4>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d003      	beq.n	8007c9a <TIM_OC3_SetConfig+0x92>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a16      	ldr	r2, [pc, #88]	; (8007cf0 <TIM_OC3_SetConfig+0xe8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d113      	bne.n	8007cc2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ca0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	011b      	lsls	r3, r3, #4
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	011b      	lsls	r3, r3, #4
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	685a      	ldr	r2, [r3, #4]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	621a      	str	r2, [r3, #32]
}
 8007cdc:	bf00      	nop
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	fffeff8f 	.word	0xfffeff8f
 8007cec:	40010000 	.word	0x40010000
 8007cf0:	40010400 	.word	0x40010400

08007cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	4b1e      	ldr	r3, [pc, #120]	; (8007d98 <TIM_OC4_SetConfig+0xa4>)
 8007d20:	4013      	ands	r3, r2
 8007d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	021b      	lsls	r3, r3, #8
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	031b      	lsls	r3, r3, #12
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a13      	ldr	r2, [pc, #76]	; (8007d9c <TIM_OC4_SetConfig+0xa8>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d003      	beq.n	8007d5c <TIM_OC4_SetConfig+0x68>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a12      	ldr	r2, [pc, #72]	; (8007da0 <TIM_OC4_SetConfig+0xac>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d109      	bne.n	8007d70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	695b      	ldr	r3, [r3, #20]
 8007d68:	019b      	lsls	r3, r3, #6
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	621a      	str	r2, [r3, #32]
}
 8007d8a:	bf00      	nop
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	feff8fff 	.word	0xfeff8fff
 8007d9c:	40010000 	.word	0x40010000
 8007da0:	40010400 	.word	0x40010400

08007da4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b087      	sub	sp, #28
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	4b1b      	ldr	r3, [pc, #108]	; (8007e3c <TIM_OC5_SetConfig+0x98>)
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007de4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	041b      	lsls	r3, r3, #16
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a12      	ldr	r2, [pc, #72]	; (8007e40 <TIM_OC5_SetConfig+0x9c>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d003      	beq.n	8007e02 <TIM_OC5_SetConfig+0x5e>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a11      	ldr	r2, [pc, #68]	; (8007e44 <TIM_OC5_SetConfig+0xa0>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d109      	bne.n	8007e16 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	021b      	lsls	r3, r3, #8
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	685a      	ldr	r2, [r3, #4]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	621a      	str	r2, [r3, #32]
}
 8007e30:	bf00      	nop
 8007e32:	371c      	adds	r7, #28
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	fffeff8f 	.word	0xfffeff8f
 8007e40:	40010000 	.word	0x40010000
 8007e44:	40010400 	.word	0x40010400

08007e48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a1b      	ldr	r3, [r3, #32]
 8007e56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a1b      	ldr	r3, [r3, #32]
 8007e62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	4b1c      	ldr	r3, [pc, #112]	; (8007ee4 <TIM_OC6_SetConfig+0x9c>)
 8007e74:	4013      	ands	r3, r2
 8007e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	021b      	lsls	r3, r3, #8
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	051b      	lsls	r3, r3, #20
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a13      	ldr	r2, [pc, #76]	; (8007ee8 <TIM_OC6_SetConfig+0xa0>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <TIM_OC6_SetConfig+0x60>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a12      	ldr	r2, [pc, #72]	; (8007eec <TIM_OC6_SetConfig+0xa4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d109      	bne.n	8007ebc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007eae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	029b      	lsls	r3, r3, #10
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	621a      	str	r2, [r3, #32]
}
 8007ed6:	bf00      	nop
 8007ed8:	371c      	adds	r7, #28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	feff8fff 	.word	0xfeff8fff
 8007ee8:	40010000 	.word	0x40010000
 8007eec:	40010400 	.word	0x40010400

08007ef0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b086      	sub	sp, #24
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f0c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	4b3e      	ldr	r3, [pc, #248]	; (8008014 <TIM_SlaveTimer_SetConfig+0x124>)
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	2b70      	cmp	r3, #112	; 0x70
 8007f38:	d01a      	beq.n	8007f70 <TIM_SlaveTimer_SetConfig+0x80>
 8007f3a:	2b70      	cmp	r3, #112	; 0x70
 8007f3c:	d860      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f3e:	2b60      	cmp	r3, #96	; 0x60
 8007f40:	d054      	beq.n	8007fec <TIM_SlaveTimer_SetConfig+0xfc>
 8007f42:	2b60      	cmp	r3, #96	; 0x60
 8007f44:	d85c      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f46:	2b50      	cmp	r3, #80	; 0x50
 8007f48:	d046      	beq.n	8007fd8 <TIM_SlaveTimer_SetConfig+0xe8>
 8007f4a:	2b50      	cmp	r3, #80	; 0x50
 8007f4c:	d858      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f4e:	2b40      	cmp	r3, #64	; 0x40
 8007f50:	d019      	beq.n	8007f86 <TIM_SlaveTimer_SetConfig+0x96>
 8007f52:	2b40      	cmp	r3, #64	; 0x40
 8007f54:	d854      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f56:	2b30      	cmp	r3, #48	; 0x30
 8007f58:	d055      	beq.n	8008006 <TIM_SlaveTimer_SetConfig+0x116>
 8007f5a:	2b30      	cmp	r3, #48	; 0x30
 8007f5c:	d850      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f5e:	2b20      	cmp	r3, #32
 8007f60:	d051      	beq.n	8008006 <TIM_SlaveTimer_SetConfig+0x116>
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	d84c      	bhi.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d04d      	beq.n	8008006 <TIM_SlaveTimer_SetConfig+0x116>
 8007f6a:	2b10      	cmp	r3, #16
 8007f6c:	d04b      	beq.n	8008006 <TIM_SlaveTimer_SetConfig+0x116>
 8007f6e:	e047      	b.n	8008000 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6818      	ldr	r0, [r3, #0]
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	68d9      	ldr	r1, [r3, #12]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	f000 f9d3 	bl	800832a <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007f84:	e040      	b.n	8008008 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2b05      	cmp	r3, #5
 8007f8c:	d101      	bne.n	8007f92 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e03b      	b.n	800800a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	6a1a      	ldr	r2, [r3, #32]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0201 	bic.w	r2, r2, #1
 8007fa8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	699b      	ldr	r3, [r3, #24]
 8007fb0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fb8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	691b      	ldr	r3, [r3, #16]
 8007fbe:	011b      	lsls	r3, r3, #4
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68fa      	ldr	r2, [r7, #12]
 8007fd4:	621a      	str	r2, [r3, #32]
      break;
 8007fd6:	e017      	b.n	8008008 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6818      	ldr	r0, [r3, #0]
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	6899      	ldr	r1, [r3, #8]
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	f000 f88b 	bl	8008100 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007fea:	e00d      	b.n	8008008 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6818      	ldr	r0, [r3, #0]
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	6899      	ldr	r1, [r3, #8]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	f000 f8ed 	bl	80081d8 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007ffe:	e003      	b.n	8008008 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	75fb      	strb	r3, [r7, #23]
      break;
 8008004:	e000      	b.n	8008008 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008006:	bf00      	nop
  }

  return status;
 8008008:	7dfb      	ldrb	r3, [r7, #23]
}
 800800a:	4618      	mov	r0, r3
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	fffefff8 	.word	0xfffefff8

08008018 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008018:	b480      	push	{r7}
 800801a:	b087      	sub	sp, #28
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
 8008024:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	f023 0201 	bic.w	r2, r3, #1
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4a28      	ldr	r2, [pc, #160]	; (80080e4 <TIM_TI1_SetConfig+0xcc>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d01b      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800804c:	d017      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	4a25      	ldr	r2, [pc, #148]	; (80080e8 <TIM_TI1_SetConfig+0xd0>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d013      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	4a24      	ldr	r2, [pc, #144]	; (80080ec <TIM_TI1_SetConfig+0xd4>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d00f      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4a23      	ldr	r2, [pc, #140]	; (80080f0 <TIM_TI1_SetConfig+0xd8>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d00b      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	4a22      	ldr	r2, [pc, #136]	; (80080f4 <TIM_TI1_SetConfig+0xdc>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d007      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	4a21      	ldr	r2, [pc, #132]	; (80080f8 <TIM_TI1_SetConfig+0xe0>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d003      	beq.n	800807e <TIM_TI1_SetConfig+0x66>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4a20      	ldr	r2, [pc, #128]	; (80080fc <TIM_TI1_SetConfig+0xe4>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d101      	bne.n	8008082 <TIM_TI1_SetConfig+0x6a>
 800807e:	2301      	movs	r3, #1
 8008080:	e000      	b.n	8008084 <TIM_TI1_SetConfig+0x6c>
 8008082:	2300      	movs	r3, #0
 8008084:	2b00      	cmp	r3, #0
 8008086:	d008      	beq.n	800809a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	f023 0303 	bic.w	r3, r3, #3
 800808e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4313      	orrs	r3, r2
 8008096:	617b      	str	r3, [r7, #20]
 8008098:	e003      	b.n	80080a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	f043 0301 	orr.w	r3, r3, #1
 80080a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	011b      	lsls	r3, r3, #4
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	697a      	ldr	r2, [r7, #20]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	f023 030a 	bic.w	r3, r3, #10
 80080bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f003 030a 	and.w	r3, r3, #10
 80080c4:	693a      	ldr	r2, [r7, #16]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	621a      	str	r2, [r3, #32]
}
 80080d6:	bf00      	nop
 80080d8:	371c      	adds	r7, #28
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	40010000 	.word	0x40010000
 80080e8:	40000400 	.word	0x40000400
 80080ec:	40000800 	.word	0x40000800
 80080f0:	40000c00 	.word	0x40000c00
 80080f4:	40010400 	.word	0x40010400
 80080f8:	40014000 	.word	0x40014000
 80080fc:	40001800 	.word	0x40001800

08008100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008100:	b480      	push	{r7}
 8008102:	b087      	sub	sp, #28
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6a1b      	ldr	r3, [r3, #32]
 8008110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	f023 0201 	bic.w	r2, r3, #1
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	699b      	ldr	r3, [r3, #24]
 8008122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800812a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	011b      	lsls	r3, r3, #4
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	4313      	orrs	r3, r2
 8008134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f023 030a 	bic.w	r3, r3, #10
 800813c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	4313      	orrs	r3, r2
 8008144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	621a      	str	r2, [r3, #32]
}
 8008152:	bf00      	nop
 8008154:	371c      	adds	r7, #28
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800815e:	b480      	push	{r7}
 8008160:	b087      	sub	sp, #28
 8008162:	af00      	add	r7, sp, #0
 8008164:	60f8      	str	r0, [r7, #12]
 8008166:	60b9      	str	r1, [r7, #8]
 8008168:	607a      	str	r2, [r7, #4]
 800816a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	f023 0210 	bic.w	r2, r3, #16
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800818a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	021b      	lsls	r3, r3, #8
 8008190:	697a      	ldr	r2, [r7, #20]
 8008192:	4313      	orrs	r3, r2
 8008194:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800819c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	031b      	lsls	r3, r3, #12
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	011b      	lsls	r3, r3, #4
 80081b6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	4313      	orrs	r3, r2
 80081be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	693a      	ldr	r2, [r7, #16]
 80081ca:	621a      	str	r2, [r3, #32]
}
 80081cc:	bf00      	nop
 80081ce:	371c      	adds	r7, #28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	f023 0210 	bic.w	r2, r3, #16
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6a1b      	ldr	r3, [r3, #32]
 80081fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008202:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	031b      	lsls	r3, r3, #12
 8008208:	697a      	ldr	r2, [r7, #20]
 800820a:	4313      	orrs	r3, r2
 800820c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008214:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	011b      	lsls	r3, r3, #4
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	621a      	str	r2, [r3, #32]
}
 800822c:	bf00      	nop
 800822e:	371c      	adds	r7, #28
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
 8008244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6a1b      	ldr	r3, [r3, #32]
 800824a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	69db      	ldr	r3, [r3, #28]
 8008256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6a1b      	ldr	r3, [r3, #32]
 800825c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	f023 0303 	bic.w	r3, r3, #3
 8008264:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008274:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	b2db      	uxtb	r3, r3
 800827c:	697a      	ldr	r2, [r7, #20]
 800827e:	4313      	orrs	r3, r2
 8008280:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008288:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	021b      	lsls	r3, r3, #8
 800828e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008292:	693a      	ldr	r2, [r7, #16]
 8008294:	4313      	orrs	r3, r2
 8008296:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	621a      	str	r2, [r3, #32]
}
 80082a4:	bf00      	nop
 80082a6:	371c      	adds	r7, #28
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b087      	sub	sp, #28
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	607a      	str	r2, [r7, #4]
 80082bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6a1b      	ldr	r3, [r3, #32]
 80082c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	69db      	ldr	r3, [r3, #28]
 80082ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6a1b      	ldr	r3, [r3, #32]
 80082d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	021b      	lsls	r3, r3, #8
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	031b      	lsls	r3, r3, #12
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008302:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	031b      	lsls	r3, r3, #12
 8008308:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800830c:	693a      	ldr	r2, [r7, #16]
 800830e:	4313      	orrs	r3, r2
 8008310:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	697a      	ldr	r2, [r7, #20]
 8008316:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	693a      	ldr	r2, [r7, #16]
 800831c:	621a      	str	r2, [r3, #32]
}
 800831e:	bf00      	nop
 8008320:	371c      	adds	r7, #28
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800832a:	b480      	push	{r7}
 800832c:	b087      	sub	sp, #28
 800832e:	af00      	add	r7, sp, #0
 8008330:	60f8      	str	r0, [r7, #12]
 8008332:	60b9      	str	r1, [r7, #8]
 8008334:	607a      	str	r2, [r7, #4]
 8008336:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008344:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	021a      	lsls	r2, r3, #8
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	431a      	orrs	r2, r3
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	4313      	orrs	r3, r2
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	4313      	orrs	r3, r2
 8008356:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	609a      	str	r2, [r3, #8]
}
 800835e:	bf00      	nop
 8008360:	371c      	adds	r7, #28
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr

0800836a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800836a:	b480      	push	{r7}
 800836c:	b087      	sub	sp, #28
 800836e:	af00      	add	r7, sp, #0
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	f003 031f 	and.w	r3, r3, #31
 800837c:	2201      	movs	r2, #1
 800837e:	fa02 f303 	lsl.w	r3, r2, r3
 8008382:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6a1a      	ldr	r2, [r3, #32]
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	43db      	mvns	r3, r3
 800838c:	401a      	ands	r2, r3
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6a1a      	ldr	r2, [r3, #32]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f003 031f 	and.w	r3, r3, #31
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	fa01 f303 	lsl.w	r3, r1, r3
 80083a2:	431a      	orrs	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	621a      	str	r2, [r3, #32]
}
 80083a8:	bf00      	nop
 80083aa:	371c      	adds	r7, #28
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d101      	bne.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083c8:	2302      	movs	r3, #2
 80083ca:	e06d      	b.n	80084a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a30      	ldr	r2, [pc, #192]	; (80084b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d004      	beq.n	8008400 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a2f      	ldr	r2, [pc, #188]	; (80084b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d108      	bne.n	8008412 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008406:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	4313      	orrs	r3, r2
 8008410:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008418:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	4313      	orrs	r3, r2
 8008422:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a20      	ldr	r2, [pc, #128]	; (80084b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d022      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800843e:	d01d      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a1d      	ldr	r2, [pc, #116]	; (80084bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d018      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a1c      	ldr	r2, [pc, #112]	; (80084c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d013      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a1a      	ldr	r2, [pc, #104]	; (80084c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d00e      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a15      	ldr	r2, [pc, #84]	; (80084b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d009      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d004      	beq.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a15      	ldr	r2, [pc, #84]	; (80084cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d10c      	bne.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008482:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	4313      	orrs	r3, r2
 800848c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68ba      	ldr	r2, [r7, #8]
 8008494:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3714      	adds	r7, #20
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	40010000 	.word	0x40010000
 80084b8:	40010400 	.word	0x40010400
 80084bc:	40000400 	.word	0x40000400
 80084c0:	40000800 	.word	0x40000800
 80084c4:	40000c00 	.word	0x40000c00
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40001800 	.word	0x40001800

080084d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084d8:	bf00      	nop
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e040      	b.n	80085a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008522:	2b00      	cmp	r3, #0
 8008524:	d106      	bne.n	8008534 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f7fb f8b6 	bl	80036a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2224      	movs	r2, #36	; 0x24
 8008538:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f022 0201 	bic.w	r2, r2, #1
 8008548:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f8c0 	bl	80086d0 <UART_SetConfig>
 8008550:	4603      	mov	r3, r0
 8008552:	2b01      	cmp	r3, #1
 8008554:	d101      	bne.n	800855a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e022      	b.n	80085a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800855e:	2b00      	cmp	r3, #0
 8008560:	d002      	beq.n	8008568 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 fb18 	bl	8008b98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008576:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008586:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f042 0201 	orr.w	r2, r2, #1
 8008596:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fb9f 	bl	8008cdc <UART_CheckIdleState>
 800859e:	4603      	mov	r3, r0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08a      	sub	sp, #40	; 0x28
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	603b      	str	r3, [r7, #0]
 80085b4:	4613      	mov	r3, r2
 80085b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085bc:	2b20      	cmp	r3, #32
 80085be:	f040 8081 	bne.w	80086c4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <HAL_UART_Transmit+0x26>
 80085c8:	88fb      	ldrh	r3, [r7, #6]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d101      	bne.n	80085d2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e079      	b.n	80086c6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d101      	bne.n	80085e0 <HAL_UART_Transmit+0x38>
 80085dc:	2302      	movs	r3, #2
 80085de:	e072      	b.n	80086c6 <HAL_UART_Transmit+0x11e>
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2221      	movs	r2, #33	; 0x21
 80085f4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085f6:	f7fb f92b 	bl	8003850 <HAL_GetTick>
 80085fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	88fa      	ldrh	r2, [r7, #6]
 8008600:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	88fa      	ldrh	r2, [r7, #6]
 8008608:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008614:	d108      	bne.n	8008628 <HAL_UART_Transmit+0x80>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d104      	bne.n	8008628 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800861e:	2300      	movs	r3, #0
 8008620:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	61bb      	str	r3, [r7, #24]
 8008626:	e003      	b.n	8008630 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800862c:	2300      	movs	r3, #0
 800862e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008638:	e02c      	b.n	8008694 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	9300      	str	r3, [sp, #0]
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2200      	movs	r2, #0
 8008642:	2180      	movs	r1, #128	; 0x80
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f000 fb92 	bl	8008d6e <UART_WaitOnFlagUntilTimeout>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	e038      	b.n	80086c6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10b      	bne.n	8008672 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	881b      	ldrh	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008668:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	3302      	adds	r3, #2
 800866e:	61bb      	str	r3, [r7, #24]
 8008670:	e007      	b.n	8008682 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	781a      	ldrb	r2, [r3, #0]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	3301      	adds	r3, #1
 8008680:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008688:	b29b      	uxth	r3, r3
 800868a:	3b01      	subs	r3, #1
 800868c:	b29a      	uxth	r2, r3
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800869a:	b29b      	uxth	r3, r3
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1cc      	bne.n	800863a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	2200      	movs	r2, #0
 80086a8:	2140      	movs	r1, #64	; 0x40
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f000 fb5f 	bl	8008d6e <UART_WaitOnFlagUntilTimeout>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e005      	b.n	80086c6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2220      	movs	r2, #32
 80086be:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80086c0:	2300      	movs	r3, #0
 80086c2:	e000      	b.n	80086c6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80086c4:	2302      	movs	r3, #2
  }
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3720      	adds	r7, #32
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b088      	sub	sp, #32
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086d8:	2300      	movs	r3, #0
 80086da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	689a      	ldr	r2, [r3, #8]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	431a      	orrs	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	431a      	orrs	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	69db      	ldr	r3, [r3, #28]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	4ba6      	ldr	r3, [pc, #664]	; (8008994 <UART_SetConfig+0x2c4>)
 80086fc:	4013      	ands	r3, r2
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	6979      	ldr	r1, [r7, #20]
 8008704:	430b      	orrs	r3, r1
 8008706:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68da      	ldr	r2, [r3, #12]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	430a      	orrs	r2, r1
 800871c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	699b      	ldr	r3, [r3, #24]
 8008722:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	4313      	orrs	r3, r2
 800872c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	697a      	ldr	r2, [r7, #20]
 800873e:	430a      	orrs	r2, r1
 8008740:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a94      	ldr	r2, [pc, #592]	; (8008998 <UART_SetConfig+0x2c8>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d120      	bne.n	800878e <UART_SetConfig+0xbe>
 800874c:	4b93      	ldr	r3, [pc, #588]	; (800899c <UART_SetConfig+0x2cc>)
 800874e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008752:	f003 0303 	and.w	r3, r3, #3
 8008756:	2b03      	cmp	r3, #3
 8008758:	d816      	bhi.n	8008788 <UART_SetConfig+0xb8>
 800875a:	a201      	add	r2, pc, #4	; (adr r2, 8008760 <UART_SetConfig+0x90>)
 800875c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008760:	08008771 	.word	0x08008771
 8008764:	0800877d 	.word	0x0800877d
 8008768:	08008777 	.word	0x08008777
 800876c:	08008783 	.word	0x08008783
 8008770:	2301      	movs	r3, #1
 8008772:	77fb      	strb	r3, [r7, #31]
 8008774:	e150      	b.n	8008a18 <UART_SetConfig+0x348>
 8008776:	2302      	movs	r3, #2
 8008778:	77fb      	strb	r3, [r7, #31]
 800877a:	e14d      	b.n	8008a18 <UART_SetConfig+0x348>
 800877c:	2304      	movs	r3, #4
 800877e:	77fb      	strb	r3, [r7, #31]
 8008780:	e14a      	b.n	8008a18 <UART_SetConfig+0x348>
 8008782:	2308      	movs	r3, #8
 8008784:	77fb      	strb	r3, [r7, #31]
 8008786:	e147      	b.n	8008a18 <UART_SetConfig+0x348>
 8008788:	2310      	movs	r3, #16
 800878a:	77fb      	strb	r3, [r7, #31]
 800878c:	e144      	b.n	8008a18 <UART_SetConfig+0x348>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a83      	ldr	r2, [pc, #524]	; (80089a0 <UART_SetConfig+0x2d0>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d132      	bne.n	80087fe <UART_SetConfig+0x12e>
 8008798:	4b80      	ldr	r3, [pc, #512]	; (800899c <UART_SetConfig+0x2cc>)
 800879a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800879e:	f003 030c 	and.w	r3, r3, #12
 80087a2:	2b0c      	cmp	r3, #12
 80087a4:	d828      	bhi.n	80087f8 <UART_SetConfig+0x128>
 80087a6:	a201      	add	r2, pc, #4	; (adr r2, 80087ac <UART_SetConfig+0xdc>)
 80087a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ac:	080087e1 	.word	0x080087e1
 80087b0:	080087f9 	.word	0x080087f9
 80087b4:	080087f9 	.word	0x080087f9
 80087b8:	080087f9 	.word	0x080087f9
 80087bc:	080087ed 	.word	0x080087ed
 80087c0:	080087f9 	.word	0x080087f9
 80087c4:	080087f9 	.word	0x080087f9
 80087c8:	080087f9 	.word	0x080087f9
 80087cc:	080087e7 	.word	0x080087e7
 80087d0:	080087f9 	.word	0x080087f9
 80087d4:	080087f9 	.word	0x080087f9
 80087d8:	080087f9 	.word	0x080087f9
 80087dc:	080087f3 	.word	0x080087f3
 80087e0:	2300      	movs	r3, #0
 80087e2:	77fb      	strb	r3, [r7, #31]
 80087e4:	e118      	b.n	8008a18 <UART_SetConfig+0x348>
 80087e6:	2302      	movs	r3, #2
 80087e8:	77fb      	strb	r3, [r7, #31]
 80087ea:	e115      	b.n	8008a18 <UART_SetConfig+0x348>
 80087ec:	2304      	movs	r3, #4
 80087ee:	77fb      	strb	r3, [r7, #31]
 80087f0:	e112      	b.n	8008a18 <UART_SetConfig+0x348>
 80087f2:	2308      	movs	r3, #8
 80087f4:	77fb      	strb	r3, [r7, #31]
 80087f6:	e10f      	b.n	8008a18 <UART_SetConfig+0x348>
 80087f8:	2310      	movs	r3, #16
 80087fa:	77fb      	strb	r3, [r7, #31]
 80087fc:	e10c      	b.n	8008a18 <UART_SetConfig+0x348>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a68      	ldr	r2, [pc, #416]	; (80089a4 <UART_SetConfig+0x2d4>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d120      	bne.n	800884a <UART_SetConfig+0x17a>
 8008808:	4b64      	ldr	r3, [pc, #400]	; (800899c <UART_SetConfig+0x2cc>)
 800880a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800880e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008812:	2b30      	cmp	r3, #48	; 0x30
 8008814:	d013      	beq.n	800883e <UART_SetConfig+0x16e>
 8008816:	2b30      	cmp	r3, #48	; 0x30
 8008818:	d814      	bhi.n	8008844 <UART_SetConfig+0x174>
 800881a:	2b20      	cmp	r3, #32
 800881c:	d009      	beq.n	8008832 <UART_SetConfig+0x162>
 800881e:	2b20      	cmp	r3, #32
 8008820:	d810      	bhi.n	8008844 <UART_SetConfig+0x174>
 8008822:	2b00      	cmp	r3, #0
 8008824:	d002      	beq.n	800882c <UART_SetConfig+0x15c>
 8008826:	2b10      	cmp	r3, #16
 8008828:	d006      	beq.n	8008838 <UART_SetConfig+0x168>
 800882a:	e00b      	b.n	8008844 <UART_SetConfig+0x174>
 800882c:	2300      	movs	r3, #0
 800882e:	77fb      	strb	r3, [r7, #31]
 8008830:	e0f2      	b.n	8008a18 <UART_SetConfig+0x348>
 8008832:	2302      	movs	r3, #2
 8008834:	77fb      	strb	r3, [r7, #31]
 8008836:	e0ef      	b.n	8008a18 <UART_SetConfig+0x348>
 8008838:	2304      	movs	r3, #4
 800883a:	77fb      	strb	r3, [r7, #31]
 800883c:	e0ec      	b.n	8008a18 <UART_SetConfig+0x348>
 800883e:	2308      	movs	r3, #8
 8008840:	77fb      	strb	r3, [r7, #31]
 8008842:	e0e9      	b.n	8008a18 <UART_SetConfig+0x348>
 8008844:	2310      	movs	r3, #16
 8008846:	77fb      	strb	r3, [r7, #31]
 8008848:	e0e6      	b.n	8008a18 <UART_SetConfig+0x348>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a56      	ldr	r2, [pc, #344]	; (80089a8 <UART_SetConfig+0x2d8>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d120      	bne.n	8008896 <UART_SetConfig+0x1c6>
 8008854:	4b51      	ldr	r3, [pc, #324]	; (800899c <UART_SetConfig+0x2cc>)
 8008856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800885a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800885e:	2bc0      	cmp	r3, #192	; 0xc0
 8008860:	d013      	beq.n	800888a <UART_SetConfig+0x1ba>
 8008862:	2bc0      	cmp	r3, #192	; 0xc0
 8008864:	d814      	bhi.n	8008890 <UART_SetConfig+0x1c0>
 8008866:	2b80      	cmp	r3, #128	; 0x80
 8008868:	d009      	beq.n	800887e <UART_SetConfig+0x1ae>
 800886a:	2b80      	cmp	r3, #128	; 0x80
 800886c:	d810      	bhi.n	8008890 <UART_SetConfig+0x1c0>
 800886e:	2b00      	cmp	r3, #0
 8008870:	d002      	beq.n	8008878 <UART_SetConfig+0x1a8>
 8008872:	2b40      	cmp	r3, #64	; 0x40
 8008874:	d006      	beq.n	8008884 <UART_SetConfig+0x1b4>
 8008876:	e00b      	b.n	8008890 <UART_SetConfig+0x1c0>
 8008878:	2300      	movs	r3, #0
 800887a:	77fb      	strb	r3, [r7, #31]
 800887c:	e0cc      	b.n	8008a18 <UART_SetConfig+0x348>
 800887e:	2302      	movs	r3, #2
 8008880:	77fb      	strb	r3, [r7, #31]
 8008882:	e0c9      	b.n	8008a18 <UART_SetConfig+0x348>
 8008884:	2304      	movs	r3, #4
 8008886:	77fb      	strb	r3, [r7, #31]
 8008888:	e0c6      	b.n	8008a18 <UART_SetConfig+0x348>
 800888a:	2308      	movs	r3, #8
 800888c:	77fb      	strb	r3, [r7, #31]
 800888e:	e0c3      	b.n	8008a18 <UART_SetConfig+0x348>
 8008890:	2310      	movs	r3, #16
 8008892:	77fb      	strb	r3, [r7, #31]
 8008894:	e0c0      	b.n	8008a18 <UART_SetConfig+0x348>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a44      	ldr	r2, [pc, #272]	; (80089ac <UART_SetConfig+0x2dc>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d125      	bne.n	80088ec <UART_SetConfig+0x21c>
 80088a0:	4b3e      	ldr	r3, [pc, #248]	; (800899c <UART_SetConfig+0x2cc>)
 80088a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088ae:	d017      	beq.n	80088e0 <UART_SetConfig+0x210>
 80088b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088b4:	d817      	bhi.n	80088e6 <UART_SetConfig+0x216>
 80088b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088ba:	d00b      	beq.n	80088d4 <UART_SetConfig+0x204>
 80088bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088c0:	d811      	bhi.n	80088e6 <UART_SetConfig+0x216>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d003      	beq.n	80088ce <UART_SetConfig+0x1fe>
 80088c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088ca:	d006      	beq.n	80088da <UART_SetConfig+0x20a>
 80088cc:	e00b      	b.n	80088e6 <UART_SetConfig+0x216>
 80088ce:	2300      	movs	r3, #0
 80088d0:	77fb      	strb	r3, [r7, #31]
 80088d2:	e0a1      	b.n	8008a18 <UART_SetConfig+0x348>
 80088d4:	2302      	movs	r3, #2
 80088d6:	77fb      	strb	r3, [r7, #31]
 80088d8:	e09e      	b.n	8008a18 <UART_SetConfig+0x348>
 80088da:	2304      	movs	r3, #4
 80088dc:	77fb      	strb	r3, [r7, #31]
 80088de:	e09b      	b.n	8008a18 <UART_SetConfig+0x348>
 80088e0:	2308      	movs	r3, #8
 80088e2:	77fb      	strb	r3, [r7, #31]
 80088e4:	e098      	b.n	8008a18 <UART_SetConfig+0x348>
 80088e6:	2310      	movs	r3, #16
 80088e8:	77fb      	strb	r3, [r7, #31]
 80088ea:	e095      	b.n	8008a18 <UART_SetConfig+0x348>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a2f      	ldr	r2, [pc, #188]	; (80089b0 <UART_SetConfig+0x2e0>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d125      	bne.n	8008942 <UART_SetConfig+0x272>
 80088f6:	4b29      	ldr	r3, [pc, #164]	; (800899c <UART_SetConfig+0x2cc>)
 80088f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008900:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008904:	d017      	beq.n	8008936 <UART_SetConfig+0x266>
 8008906:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800890a:	d817      	bhi.n	800893c <UART_SetConfig+0x26c>
 800890c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008910:	d00b      	beq.n	800892a <UART_SetConfig+0x25a>
 8008912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008916:	d811      	bhi.n	800893c <UART_SetConfig+0x26c>
 8008918:	2b00      	cmp	r3, #0
 800891a:	d003      	beq.n	8008924 <UART_SetConfig+0x254>
 800891c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008920:	d006      	beq.n	8008930 <UART_SetConfig+0x260>
 8008922:	e00b      	b.n	800893c <UART_SetConfig+0x26c>
 8008924:	2301      	movs	r3, #1
 8008926:	77fb      	strb	r3, [r7, #31]
 8008928:	e076      	b.n	8008a18 <UART_SetConfig+0x348>
 800892a:	2302      	movs	r3, #2
 800892c:	77fb      	strb	r3, [r7, #31]
 800892e:	e073      	b.n	8008a18 <UART_SetConfig+0x348>
 8008930:	2304      	movs	r3, #4
 8008932:	77fb      	strb	r3, [r7, #31]
 8008934:	e070      	b.n	8008a18 <UART_SetConfig+0x348>
 8008936:	2308      	movs	r3, #8
 8008938:	77fb      	strb	r3, [r7, #31]
 800893a:	e06d      	b.n	8008a18 <UART_SetConfig+0x348>
 800893c:	2310      	movs	r3, #16
 800893e:	77fb      	strb	r3, [r7, #31]
 8008940:	e06a      	b.n	8008a18 <UART_SetConfig+0x348>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a1b      	ldr	r2, [pc, #108]	; (80089b4 <UART_SetConfig+0x2e4>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d138      	bne.n	80089be <UART_SetConfig+0x2ee>
 800894c:	4b13      	ldr	r3, [pc, #76]	; (800899c <UART_SetConfig+0x2cc>)
 800894e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008952:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008956:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800895a:	d017      	beq.n	800898c <UART_SetConfig+0x2bc>
 800895c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008960:	d82a      	bhi.n	80089b8 <UART_SetConfig+0x2e8>
 8008962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008966:	d00b      	beq.n	8008980 <UART_SetConfig+0x2b0>
 8008968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800896c:	d824      	bhi.n	80089b8 <UART_SetConfig+0x2e8>
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <UART_SetConfig+0x2aa>
 8008972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008976:	d006      	beq.n	8008986 <UART_SetConfig+0x2b6>
 8008978:	e01e      	b.n	80089b8 <UART_SetConfig+0x2e8>
 800897a:	2300      	movs	r3, #0
 800897c:	77fb      	strb	r3, [r7, #31]
 800897e:	e04b      	b.n	8008a18 <UART_SetConfig+0x348>
 8008980:	2302      	movs	r3, #2
 8008982:	77fb      	strb	r3, [r7, #31]
 8008984:	e048      	b.n	8008a18 <UART_SetConfig+0x348>
 8008986:	2304      	movs	r3, #4
 8008988:	77fb      	strb	r3, [r7, #31]
 800898a:	e045      	b.n	8008a18 <UART_SetConfig+0x348>
 800898c:	2308      	movs	r3, #8
 800898e:	77fb      	strb	r3, [r7, #31]
 8008990:	e042      	b.n	8008a18 <UART_SetConfig+0x348>
 8008992:	bf00      	nop
 8008994:	efff69f3 	.word	0xefff69f3
 8008998:	40011000 	.word	0x40011000
 800899c:	40023800 	.word	0x40023800
 80089a0:	40004400 	.word	0x40004400
 80089a4:	40004800 	.word	0x40004800
 80089a8:	40004c00 	.word	0x40004c00
 80089ac:	40005000 	.word	0x40005000
 80089b0:	40011400 	.word	0x40011400
 80089b4:	40007800 	.word	0x40007800
 80089b8:	2310      	movs	r3, #16
 80089ba:	77fb      	strb	r3, [r7, #31]
 80089bc:	e02c      	b.n	8008a18 <UART_SetConfig+0x348>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a72      	ldr	r2, [pc, #456]	; (8008b8c <UART_SetConfig+0x4bc>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d125      	bne.n	8008a14 <UART_SetConfig+0x344>
 80089c8:	4b71      	ldr	r3, [pc, #452]	; (8008b90 <UART_SetConfig+0x4c0>)
 80089ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80089d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80089d6:	d017      	beq.n	8008a08 <UART_SetConfig+0x338>
 80089d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80089dc:	d817      	bhi.n	8008a0e <UART_SetConfig+0x33e>
 80089de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e2:	d00b      	beq.n	80089fc <UART_SetConfig+0x32c>
 80089e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e8:	d811      	bhi.n	8008a0e <UART_SetConfig+0x33e>
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <UART_SetConfig+0x326>
 80089ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80089f2:	d006      	beq.n	8008a02 <UART_SetConfig+0x332>
 80089f4:	e00b      	b.n	8008a0e <UART_SetConfig+0x33e>
 80089f6:	2300      	movs	r3, #0
 80089f8:	77fb      	strb	r3, [r7, #31]
 80089fa:	e00d      	b.n	8008a18 <UART_SetConfig+0x348>
 80089fc:	2302      	movs	r3, #2
 80089fe:	77fb      	strb	r3, [r7, #31]
 8008a00:	e00a      	b.n	8008a18 <UART_SetConfig+0x348>
 8008a02:	2304      	movs	r3, #4
 8008a04:	77fb      	strb	r3, [r7, #31]
 8008a06:	e007      	b.n	8008a18 <UART_SetConfig+0x348>
 8008a08:	2308      	movs	r3, #8
 8008a0a:	77fb      	strb	r3, [r7, #31]
 8008a0c:	e004      	b.n	8008a18 <UART_SetConfig+0x348>
 8008a0e:	2310      	movs	r3, #16
 8008a10:	77fb      	strb	r3, [r7, #31]
 8008a12:	e001      	b.n	8008a18 <UART_SetConfig+0x348>
 8008a14:	2310      	movs	r3, #16
 8008a16:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	69db      	ldr	r3, [r3, #28]
 8008a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a20:	d15b      	bne.n	8008ada <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008a22:	7ffb      	ldrb	r3, [r7, #31]
 8008a24:	2b08      	cmp	r3, #8
 8008a26:	d828      	bhi.n	8008a7a <UART_SetConfig+0x3aa>
 8008a28:	a201      	add	r2, pc, #4	; (adr r2, 8008a30 <UART_SetConfig+0x360>)
 8008a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a2e:	bf00      	nop
 8008a30:	08008a55 	.word	0x08008a55
 8008a34:	08008a5d 	.word	0x08008a5d
 8008a38:	08008a65 	.word	0x08008a65
 8008a3c:	08008a7b 	.word	0x08008a7b
 8008a40:	08008a6b 	.word	0x08008a6b
 8008a44:	08008a7b 	.word	0x08008a7b
 8008a48:	08008a7b 	.word	0x08008a7b
 8008a4c:	08008a7b 	.word	0x08008a7b
 8008a50:	08008a73 	.word	0x08008a73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a54:	f7fc fce2 	bl	800541c <HAL_RCC_GetPCLK1Freq>
 8008a58:	61b8      	str	r0, [r7, #24]
        break;
 8008a5a:	e013      	b.n	8008a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a5c:	f7fc fcf2 	bl	8005444 <HAL_RCC_GetPCLK2Freq>
 8008a60:	61b8      	str	r0, [r7, #24]
        break;
 8008a62:	e00f      	b.n	8008a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a64:	4b4b      	ldr	r3, [pc, #300]	; (8008b94 <UART_SetConfig+0x4c4>)
 8008a66:	61bb      	str	r3, [r7, #24]
        break;
 8008a68:	e00c      	b.n	8008a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a6a:	f7fc fc05 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8008a6e:	61b8      	str	r0, [r7, #24]
        break;
 8008a70:	e008      	b.n	8008a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a76:	61bb      	str	r3, [r7, #24]
        break;
 8008a78:	e004      	b.n	8008a84 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	77bb      	strb	r3, [r7, #30]
        break;
 8008a82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d074      	beq.n	8008b74 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	005a      	lsls	r2, r3, #1
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	085b      	lsrs	r3, r3, #1
 8008a94:	441a      	add	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	2b0f      	cmp	r3, #15
 8008aa4:	d916      	bls.n	8008ad4 <UART_SetConfig+0x404>
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008aac:	d212      	bcs.n	8008ad4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	f023 030f 	bic.w	r3, r3, #15
 8008ab6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	085b      	lsrs	r3, r3, #1
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	f003 0307 	and.w	r3, r3, #7
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	89fb      	ldrh	r3, [r7, #14]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	89fa      	ldrh	r2, [r7, #14]
 8008ad0:	60da      	str	r2, [r3, #12]
 8008ad2:	e04f      	b.n	8008b74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	77bb      	strb	r3, [r7, #30]
 8008ad8:	e04c      	b.n	8008b74 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ada:	7ffb      	ldrb	r3, [r7, #31]
 8008adc:	2b08      	cmp	r3, #8
 8008ade:	d828      	bhi.n	8008b32 <UART_SetConfig+0x462>
 8008ae0:	a201      	add	r2, pc, #4	; (adr r2, 8008ae8 <UART_SetConfig+0x418>)
 8008ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae6:	bf00      	nop
 8008ae8:	08008b0d 	.word	0x08008b0d
 8008aec:	08008b15 	.word	0x08008b15
 8008af0:	08008b1d 	.word	0x08008b1d
 8008af4:	08008b33 	.word	0x08008b33
 8008af8:	08008b23 	.word	0x08008b23
 8008afc:	08008b33 	.word	0x08008b33
 8008b00:	08008b33 	.word	0x08008b33
 8008b04:	08008b33 	.word	0x08008b33
 8008b08:	08008b2b 	.word	0x08008b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b0c:	f7fc fc86 	bl	800541c <HAL_RCC_GetPCLK1Freq>
 8008b10:	61b8      	str	r0, [r7, #24]
        break;
 8008b12:	e013      	b.n	8008b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b14:	f7fc fc96 	bl	8005444 <HAL_RCC_GetPCLK2Freq>
 8008b18:	61b8      	str	r0, [r7, #24]
        break;
 8008b1a:	e00f      	b.n	8008b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b1c:	4b1d      	ldr	r3, [pc, #116]	; (8008b94 <UART_SetConfig+0x4c4>)
 8008b1e:	61bb      	str	r3, [r7, #24]
        break;
 8008b20:	e00c      	b.n	8008b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b22:	f7fc fba9 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8008b26:	61b8      	str	r0, [r7, #24]
        break;
 8008b28:	e008      	b.n	8008b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b2e:	61bb      	str	r3, [r7, #24]
        break;
 8008b30:	e004      	b.n	8008b3c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	77bb      	strb	r3, [r7, #30]
        break;
 8008b3a:	bf00      	nop
    }

    if (pclk != 0U)
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d018      	beq.n	8008b74 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	085a      	lsrs	r2, r3, #1
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	441a      	add	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	2b0f      	cmp	r3, #15
 8008b5a:	d909      	bls.n	8008b70 <UART_SetConfig+0x4a0>
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b62:	d205      	bcs.n	8008b70 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	60da      	str	r2, [r3, #12]
 8008b6e:	e001      	b.n	8008b74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008b80:	7fbb      	ldrb	r3, [r7, #30]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3720      	adds	r7, #32
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	40007c00 	.word	0x40007c00
 8008b90:	40023800 	.word	0x40023800
 8008b94:	00f42400 	.word	0x00f42400

08008b98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba4:	f003 0301 	and.w	r3, r3, #1
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00a      	beq.n	8008bc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc6:	f003 0302 	and.w	r3, r3, #2
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00a      	beq.n	8008be4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be8:	f003 0304 	and.w	r3, r3, #4
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00a      	beq.n	8008c06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	430a      	orrs	r2, r1
 8008c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0a:	f003 0308 	and.w	r3, r3, #8
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00a      	beq.n	8008c28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	430a      	orrs	r2, r1
 8008c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c2c:	f003 0310 	and.w	r3, r3, #16
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d00a      	beq.n	8008c4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	430a      	orrs	r2, r1
 8008c48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4e:	f003 0320 	and.w	r3, r3, #32
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d00a      	beq.n	8008c6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d01a      	beq.n	8008cae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	430a      	orrs	r2, r1
 8008c8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c96:	d10a      	bne.n	8008cae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	430a      	orrs	r2, r1
 8008cac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00a      	beq.n	8008cd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	430a      	orrs	r2, r1
 8008cce:	605a      	str	r2, [r3, #4]
  }
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b086      	sub	sp, #24
 8008ce0:	af02      	add	r7, sp, #8
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cec:	f7fa fdb0 	bl	8003850 <HAL_GetTick>
 8008cf0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0308 	and.w	r3, r3, #8
 8008cfc:	2b08      	cmp	r3, #8
 8008cfe:	d10e      	bne.n	8008d1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d04:	9300      	str	r3, [sp, #0]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 f82d 	bl	8008d6e <UART_WaitOnFlagUntilTimeout>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d001      	beq.n	8008d1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e023      	b.n	8008d66 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0304 	and.w	r3, r3, #4
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d10e      	bne.n	8008d4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d30:	9300      	str	r3, [sp, #0]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f817 	bl	8008d6e <UART_WaitOnFlagUntilTimeout>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d001      	beq.n	8008d4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d46:	2303      	movs	r3, #3
 8008d48:	e00d      	b.n	8008d66 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2220      	movs	r2, #32
 8008d4e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2220      	movs	r2, #32
 8008d54:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b09c      	sub	sp, #112	; 0x70
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	60f8      	str	r0, [r7, #12]
 8008d76:	60b9      	str	r1, [r7, #8]
 8008d78:	603b      	str	r3, [r7, #0]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d7e:	e0a5      	b.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d86:	f000 80a1 	beq.w	8008ecc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d8a:	f7fa fd61 	bl	8003850 <HAL_GetTick>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d302      	bcc.n	8008da0 <UART_WaitOnFlagUntilTimeout+0x32>
 8008d9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d13e      	bne.n	8008e1e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008da8:	e853 3f00 	ldrex	r3, [r3]
 8008dac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008db4:	667b      	str	r3, [r7, #100]	; 0x64
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	461a      	mov	r2, r3
 8008dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dc0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008dc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008dc6:	e841 2300 	strex	r3, r2, [r1]
 8008dca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1e6      	bne.n	8008da0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	3308      	adds	r3, #8
 8008dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ddc:	e853 3f00 	ldrex	r3, [r3]
 8008de0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de4:	f023 0301 	bic.w	r3, r3, #1
 8008de8:	663b      	str	r3, [r7, #96]	; 0x60
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	3308      	adds	r3, #8
 8008df0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008df2:	64ba      	str	r2, [r7, #72]	; 0x48
 8008df4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008df8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dfa:	e841 2300 	strex	r3, r2, [r1]
 8008dfe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1e5      	bne.n	8008dd2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2220      	movs	r2, #32
 8008e0a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2220      	movs	r2, #32
 8008e10:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e067      	b.n	8008eee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 0304 	and.w	r3, r3, #4
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d04f      	beq.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e3a:	d147      	bne.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e44:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4e:	e853 3f00 	ldrex	r3, [r3]
 8008e52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	461a      	mov	r2, r3
 8008e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e64:	637b      	str	r3, [r7, #52]	; 0x34
 8008e66:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e6c:	e841 2300 	strex	r3, r2, [r1]
 8008e70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d1e6      	bne.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3308      	adds	r3, #8
 8008e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	e853 3f00 	ldrex	r3, [r3]
 8008e86:	613b      	str	r3, [r7, #16]
   return(result);
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	f023 0301 	bic.w	r3, r3, #1
 8008e8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	3308      	adds	r3, #8
 8008e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008e98:	623a      	str	r2, [r7, #32]
 8008e9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9c:	69f9      	ldr	r1, [r7, #28]
 8008e9e:	6a3a      	ldr	r2, [r7, #32]
 8008ea0:	e841 2300 	strex	r3, r2, [r1]
 8008ea4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1e5      	bne.n	8008e78 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e010      	b.n	8008eee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	69da      	ldr	r2, [r3, #28]
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	bf0c      	ite	eq
 8008edc:	2301      	moveq	r3, #1
 8008ede:	2300      	movne	r3, #0
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	79fb      	ldrb	r3, [r7, #7]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	f43f af4a 	beq.w	8008d80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3770      	adds	r7, #112	; 0x70
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
	...

08008ef8 <__libc_init_array>:
 8008ef8:	b570      	push	{r4, r5, r6, lr}
 8008efa:	4d0d      	ldr	r5, [pc, #52]	; (8008f30 <__libc_init_array+0x38>)
 8008efc:	4c0d      	ldr	r4, [pc, #52]	; (8008f34 <__libc_init_array+0x3c>)
 8008efe:	1b64      	subs	r4, r4, r5
 8008f00:	10a4      	asrs	r4, r4, #2
 8008f02:	2600      	movs	r6, #0
 8008f04:	42a6      	cmp	r6, r4
 8008f06:	d109      	bne.n	8008f1c <__libc_init_array+0x24>
 8008f08:	4d0b      	ldr	r5, [pc, #44]	; (8008f38 <__libc_init_array+0x40>)
 8008f0a:	4c0c      	ldr	r4, [pc, #48]	; (8008f3c <__libc_init_array+0x44>)
 8008f0c:	f000 f8aa 	bl	8009064 <_init>
 8008f10:	1b64      	subs	r4, r4, r5
 8008f12:	10a4      	asrs	r4, r4, #2
 8008f14:	2600      	movs	r6, #0
 8008f16:	42a6      	cmp	r6, r4
 8008f18:	d105      	bne.n	8008f26 <__libc_init_array+0x2e>
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}
 8008f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f20:	4798      	blx	r3
 8008f22:	3601      	adds	r6, #1
 8008f24:	e7ee      	b.n	8008f04 <__libc_init_array+0xc>
 8008f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f2a:	4798      	blx	r3
 8008f2c:	3601      	adds	r6, #1
 8008f2e:	e7f2      	b.n	8008f16 <__libc_init_array+0x1e>
 8008f30:	08009860 	.word	0x08009860
 8008f34:	08009860 	.word	0x08009860
 8008f38:	08009860 	.word	0x08009860
 8008f3c:	08009864 	.word	0x08009864

08008f40 <memset>:
 8008f40:	4402      	add	r2, r0
 8008f42:	4603      	mov	r3, r0
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d100      	bne.n	8008f4a <memset+0xa>
 8008f48:	4770      	bx	lr
 8008f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f4e:	e7f9      	b.n	8008f44 <memset+0x4>

08008f50 <__utoa>:
 8008f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f52:	4c1f      	ldr	r4, [pc, #124]	; (8008fd0 <__utoa+0x80>)
 8008f54:	b08b      	sub	sp, #44	; 0x2c
 8008f56:	4605      	mov	r5, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	466e      	mov	r6, sp
 8008f5c:	f104 0c20 	add.w	ip, r4, #32
 8008f60:	6820      	ldr	r0, [r4, #0]
 8008f62:	6861      	ldr	r1, [r4, #4]
 8008f64:	4637      	mov	r7, r6
 8008f66:	c703      	stmia	r7!, {r0, r1}
 8008f68:	3408      	adds	r4, #8
 8008f6a:	4564      	cmp	r4, ip
 8008f6c:	463e      	mov	r6, r7
 8008f6e:	d1f7      	bne.n	8008f60 <__utoa+0x10>
 8008f70:	7921      	ldrb	r1, [r4, #4]
 8008f72:	7139      	strb	r1, [r7, #4]
 8008f74:	1e91      	subs	r1, r2, #2
 8008f76:	6820      	ldr	r0, [r4, #0]
 8008f78:	6038      	str	r0, [r7, #0]
 8008f7a:	2922      	cmp	r1, #34	; 0x22
 8008f7c:	f04f 0100 	mov.w	r1, #0
 8008f80:	d904      	bls.n	8008f8c <__utoa+0x3c>
 8008f82:	7019      	strb	r1, [r3, #0]
 8008f84:	460b      	mov	r3, r1
 8008f86:	4618      	mov	r0, r3
 8008f88:	b00b      	add	sp, #44	; 0x2c
 8008f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f8c:	1e58      	subs	r0, r3, #1
 8008f8e:	4684      	mov	ip, r0
 8008f90:	fbb5 f7f2 	udiv	r7, r5, r2
 8008f94:	fb02 5617 	mls	r6, r2, r7, r5
 8008f98:	3628      	adds	r6, #40	; 0x28
 8008f9a:	446e      	add	r6, sp
 8008f9c:	460c      	mov	r4, r1
 8008f9e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8008fa2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8008fa6:	462e      	mov	r6, r5
 8008fa8:	42b2      	cmp	r2, r6
 8008faa:	f101 0101 	add.w	r1, r1, #1
 8008fae:	463d      	mov	r5, r7
 8008fb0:	d9ee      	bls.n	8008f90 <__utoa+0x40>
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	545a      	strb	r2, [r3, r1]
 8008fb6:	1919      	adds	r1, r3, r4
 8008fb8:	1aa5      	subs	r5, r4, r2
 8008fba:	42aa      	cmp	r2, r5
 8008fbc:	dae3      	bge.n	8008f86 <__utoa+0x36>
 8008fbe:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8008fc2:	780e      	ldrb	r6, [r1, #0]
 8008fc4:	7006      	strb	r6, [r0, #0]
 8008fc6:	3201      	adds	r2, #1
 8008fc8:	f801 5901 	strb.w	r5, [r1], #-1
 8008fcc:	e7f4      	b.n	8008fb8 <__utoa+0x68>
 8008fce:	bf00      	nop
 8008fd0:	08009830 	.word	0x08009830

08008fd4 <utoa>:
 8008fd4:	f7ff bfbc 	b.w	8008f50 <__utoa>

08008fd8 <round>:
 8008fd8:	ee10 1a90 	vmov	r1, s1
 8008fdc:	f3c1 500a 	ubfx	r0, r1, #20, #11
 8008fe0:	f2a0 32ff 	subw	r2, r0, #1023	; 0x3ff
 8008fe4:	2a13      	cmp	r2, #19
 8008fe6:	b510      	push	{r4, lr}
 8008fe8:	ee10 3a10 	vmov	r3, s0
 8008fec:	dc19      	bgt.n	8009022 <round+0x4a>
 8008fee:	2a00      	cmp	r2, #0
 8008ff0:	da09      	bge.n	8009006 <round+0x2e>
 8008ff2:	3201      	adds	r2, #1
 8008ff4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008ff8:	d103      	bne.n	8009002 <round+0x2a>
 8008ffa:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8008ffe:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009002:	2000      	movs	r0, #0
 8009004:	e026      	b.n	8009054 <round+0x7c>
 8009006:	4816      	ldr	r0, [pc, #88]	; (8009060 <round+0x88>)
 8009008:	4110      	asrs	r0, r2
 800900a:	ea01 0400 	and.w	r4, r1, r0
 800900e:	4323      	orrs	r3, r4
 8009010:	d00e      	beq.n	8009030 <round+0x58>
 8009012:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009016:	fa43 f202 	asr.w	r2, r3, r2
 800901a:	4411      	add	r1, r2
 800901c:	ea21 0100 	bic.w	r1, r1, r0
 8009020:	e7ef      	b.n	8009002 <round+0x2a>
 8009022:	2a33      	cmp	r2, #51	; 0x33
 8009024:	dd05      	ble.n	8009032 <round+0x5a>
 8009026:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800902a:	d101      	bne.n	8009030 <round+0x58>
 800902c:	ee30 0b00 	vadd.f64	d0, d0, d0
 8009030:	bd10      	pop	{r4, pc}
 8009032:	f2a0 4413 	subw	r4, r0, #1043	; 0x413
 8009036:	f04f 30ff 	mov.w	r0, #4294967295
 800903a:	40e0      	lsrs	r0, r4
 800903c:	4203      	tst	r3, r0
 800903e:	d0f7      	beq.n	8009030 <round+0x58>
 8009040:	2401      	movs	r4, #1
 8009042:	f1c2 0233 	rsb	r2, r2, #51	; 0x33
 8009046:	fa04 f202 	lsl.w	r2, r4, r2
 800904a:	189b      	adds	r3, r3, r2
 800904c:	bf28      	it	cs
 800904e:	1909      	addcs	r1, r1, r4
 8009050:	ea23 0000 	bic.w	r0, r3, r0
 8009054:	460b      	mov	r3, r1
 8009056:	4602      	mov	r2, r0
 8009058:	ec43 2b10 	vmov	d0, r2, r3
 800905c:	e7e8      	b.n	8009030 <round+0x58>
 800905e:	bf00      	nop
 8009060:	000fffff 	.word	0x000fffff

08009064 <_init>:
 8009064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009066:	bf00      	nop
 8009068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800906a:	bc08      	pop	{r3}
 800906c:	469e      	mov	lr, r3
 800906e:	4770      	bx	lr

08009070 <_fini>:
 8009070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009072:	bf00      	nop
 8009074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009076:	bc08      	pop	{r3}
 8009078:	469e      	mov	lr, r3
 800907a:	4770      	bx	lr
