---
UID: NS:directml.DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
title: DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
description: Realiza un desplazamiento a la derecha lógico de cada elemento de *ATensor* por un número de bits proporcionado por el elemento correspondiente de *BTensor*, colocando el resultado en el elemento correspondiente de *OutputTensor*.
helpviewer_keywords:
- DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
- DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC structure
- direct3d12.dml_element_wise_bit_shift_right_operator_desc
- directml/DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
ms.topic: reference
tech.root: directml
ms.date: 10/29/2020
req.header: directml.h
req.include-header: ''
req.target-type: Windows
req.target-min-winverclnt: ''
req.target-min-winversvr: ''
req.kmdf-ver: ''
req.umdf-ver: ''
req.ddi-compliance: ''
req.unicode-ansi: ''
req.idl: ''
req.max-support: ''
req.namespace: ''
req.assembly: ''
req.type-library: ''
req.lib: ''
req.dll: ''
req.irql: ''
targetos: Windows
req.typenames: ''
req.redist: ''
f1_keywords:
- DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
- directml/DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
dev_langs:
- c++
topic_type:
- APIRef
- kbSyntax
api_type:
- HeaderDef
api_location:
- DirectML.h
api_name:
- DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC
ms.openlocfilehash: 447b0f685b51bf8b146644de3b5f65390a492ffd
ms.sourcegitcommit: 3bdf30edb314e0fcd17dc4ddbc70e4ec7d3596e6
ms.translationtype: MT
ms.contentlocale: es-ES
ms.lasthandoff: 02/10/2021
ms.locfileid: "105721283"
---
# <a name="dml_element_wise_bit_shift_right_operator_desc-structure-directmlh"></a><span data-ttu-id="78c96-103">DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC estructura (directml. h)</span><span class="sxs-lookup"><span data-stu-id="78c96-103">DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC structure (directml.h)</span></span>

<span data-ttu-id="78c96-104">Realiza un desplazamiento a la derecha lógico de cada elemento de *ATensor* por un número de bits proporcionado por el elemento correspondiente de *BTensor*, colocando el resultado en el elemento correspondiente de *OutputTensor*.</span><span class="sxs-lookup"><span data-stu-id="78c96-104">Performs a logical right shift of each element of *ATensor* by a number of bits given by the corresponding element of *BTensor*, placing the result into the corresponding element of *OutputTensor*.</span></span>

```
f(a, b) = (a >> b)
```

<span data-ttu-id="78c96-105">Este operador admite la ejecución en contexto, lo que significa que se permite que *OutputTensor* alias a uno de los decenas de entrada durante el enlace.</span><span class="sxs-lookup"><span data-stu-id="78c96-105">This operator supports in-place execution, meaning that *OutputTensor* is permitted to alias one of the the input tensors during binding.</span></span>

> [!IMPORTANT]
> <span data-ttu-id="78c96-106">Esta API está disponible como parte del paquete redistribuible de DirectML independiente (consulte [Microsoft. AI. DirectML](https://www.nuget.org/packages/Microsoft.AI.DirectML/).</span><span class="sxs-lookup"><span data-stu-id="78c96-106">This API is available as part of the DirectML standalone redistributable package (see [Microsoft.AI.DirectML](https://www.nuget.org/packages/Microsoft.AI.DirectML/).</span></span> <span data-ttu-id="78c96-107">Consulte también el [historial de versiones de DirectML](../dml-version-history.md).</span><span class="sxs-lookup"><span data-stu-id="78c96-107">Also see [DirectML version history](../dml-version-history.md).</span></span>

## <a name="syntax"></a><span data-ttu-id="78c96-108">Sintaxis</span><span class="sxs-lookup"><span data-stu-id="78c96-108">Syntax</span></span>
```cpp
struct DML_ELEMENT_WISE_BIT_SHIFT_RIGHT_OPERATOR_DESC {
  const DML_TENSOR_DESC *ATensor;
  const DML_TENSOR_DESC *BTensor;
  const DML_TENSOR_DESC *OutputTensor;
};
```



## <a name="members"></a><span data-ttu-id="78c96-109">Miembros</span><span class="sxs-lookup"><span data-stu-id="78c96-109">Members</span></span>

`ATensor`

<span data-ttu-id="78c96-110">Tipo: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc) \***</span><span class="sxs-lookup"><span data-stu-id="78c96-110">Type: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc)\***</span></span>

<span data-ttu-id="78c96-111">Un tensores que contiene las entradas del lado izquierdo.</span><span class="sxs-lookup"><span data-stu-id="78c96-111">A tensor containing the left-hand side inputs.</span></span>


`BTensor`

<span data-ttu-id="78c96-112">Tipo: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc) \***</span><span class="sxs-lookup"><span data-stu-id="78c96-112">Type: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc)\***</span></span>

<span data-ttu-id="78c96-113">Un tensores que contiene las entradas del lado derecho.</span><span class="sxs-lookup"><span data-stu-id="78c96-113">A tensor containing the right-hand side inputs.</span></span>


`OutputTensor`

<span data-ttu-id="78c96-114">Tipo: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc) \***</span><span class="sxs-lookup"><span data-stu-id="78c96-114">Type: **const [DML_TENSOR_DESC](/windows/win32/api/directml/ns-directml-dml_tensor_desc)\***</span></span>

<span data-ttu-id="78c96-115">Tensores de salida en el que se van a escribir los resultados.</span><span class="sxs-lookup"><span data-stu-id="78c96-115">The output tensor to write the results to.</span></span>

## <a name="availability"></a><span data-ttu-id="78c96-116">Disponibilidad</span><span class="sxs-lookup"><span data-stu-id="78c96-116">Availability</span></span>
<span data-ttu-id="78c96-117">Este operador se presentó en `DML_FEATURE_LEVEL_2_1` .</span><span class="sxs-lookup"><span data-stu-id="78c96-117">This operator was introduced in `DML_FEATURE_LEVEL_2_1`.</span></span>

## <a name="tensor-constraints"></a><span data-ttu-id="78c96-118">Restricciones de tensores</span><span class="sxs-lookup"><span data-stu-id="78c96-118">Tensor constraints</span></span>
<span data-ttu-id="78c96-119">*ATensor*, *BTensor* y *OutputTensor* deben tener el mismo *tipo de DataType*, *DimensionCount* y *tamaños*.</span><span class="sxs-lookup"><span data-stu-id="78c96-119">*ATensor*, *BTensor*, and *OutputTensor* must have the same *DataType*, *DimensionCount*, and *Sizes*.</span></span>

## <a name="tensor-support"></a><span data-ttu-id="78c96-120">Compatibilidad con tensores</span><span class="sxs-lookup"><span data-stu-id="78c96-120">Tensor support</span></span>
### <a name="dml_feature_level_3_0-and-above"></a><span data-ttu-id="78c96-121">DML_FEATURE_LEVEL_3_0 y versiones posteriores</span><span class="sxs-lookup"><span data-stu-id="78c96-121">DML_FEATURE_LEVEL_3_0 and above</span></span>
| <span data-ttu-id="78c96-122">Tensores</span><span class="sxs-lookup"><span data-stu-id="78c96-122">Tensor</span></span> | <span data-ttu-id="78c96-123">Clase</span><span class="sxs-lookup"><span data-stu-id="78c96-123">Kind</span></span> | <span data-ttu-id="78c96-124">Recuentos de dimensiones compatibles</span><span class="sxs-lookup"><span data-stu-id="78c96-124">Supported dimension counts</span></span> | <span data-ttu-id="78c96-125">Tipos de datos admitidos</span><span class="sxs-lookup"><span data-stu-id="78c96-125">Supported data types</span></span> |
| ------ | ---- | -------------------------- | -------------------- |
| <span data-ttu-id="78c96-126">ATensor</span><span class="sxs-lookup"><span data-stu-id="78c96-126">ATensor</span></span> | <span data-ttu-id="78c96-127">Entrada</span><span class="sxs-lookup"><span data-stu-id="78c96-127">Input</span></span> | <span data-ttu-id="78c96-128">de 1 a 8</span><span class="sxs-lookup"><span data-stu-id="78c96-128">1 to 8</span></span> | <span data-ttu-id="78c96-129">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-129">UINT32, UINT16, UINT8</span></span> |
| <span data-ttu-id="78c96-130">BTensor</span><span class="sxs-lookup"><span data-stu-id="78c96-130">BTensor</span></span> | <span data-ttu-id="78c96-131">Entrada</span><span class="sxs-lookup"><span data-stu-id="78c96-131">Input</span></span> | <span data-ttu-id="78c96-132">de 1 a 8</span><span class="sxs-lookup"><span data-stu-id="78c96-132">1 to 8</span></span> | <span data-ttu-id="78c96-133">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-133">UINT32, UINT16, UINT8</span></span> |
| <span data-ttu-id="78c96-134">OutputTensor</span><span class="sxs-lookup"><span data-stu-id="78c96-134">OutputTensor</span></span> | <span data-ttu-id="78c96-135">Output</span><span class="sxs-lookup"><span data-stu-id="78c96-135">Output</span></span> | <span data-ttu-id="78c96-136">de 1 a 8</span><span class="sxs-lookup"><span data-stu-id="78c96-136">1 to 8</span></span> | <span data-ttu-id="78c96-137">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-137">UINT32, UINT16, UINT8</span></span> |

### <a name="dml_feature_level_2_1-and-above"></a><span data-ttu-id="78c96-138">DML_FEATURE_LEVEL_2_1 y versiones posteriores</span><span class="sxs-lookup"><span data-stu-id="78c96-138">DML_FEATURE_LEVEL_2_1 and above</span></span>
| <span data-ttu-id="78c96-139">Tensores</span><span class="sxs-lookup"><span data-stu-id="78c96-139">Tensor</span></span> | <span data-ttu-id="78c96-140">Clase</span><span class="sxs-lookup"><span data-stu-id="78c96-140">Kind</span></span> | <span data-ttu-id="78c96-141">Recuentos de dimensiones compatibles</span><span class="sxs-lookup"><span data-stu-id="78c96-141">Supported dimension counts</span></span> | <span data-ttu-id="78c96-142">Tipos de datos admitidos</span><span class="sxs-lookup"><span data-stu-id="78c96-142">Supported data types</span></span> |
| ------ | ---- | -------------------------- | -------------------- |
| <span data-ttu-id="78c96-143">ATensor</span><span class="sxs-lookup"><span data-stu-id="78c96-143">ATensor</span></span> | <span data-ttu-id="78c96-144">Entrada</span><span class="sxs-lookup"><span data-stu-id="78c96-144">Input</span></span> | <span data-ttu-id="78c96-145">4</span><span class="sxs-lookup"><span data-stu-id="78c96-145">4</span></span> | <span data-ttu-id="78c96-146">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-146">UINT32, UINT16, UINT8</span></span> |
| <span data-ttu-id="78c96-147">BTensor</span><span class="sxs-lookup"><span data-stu-id="78c96-147">BTensor</span></span> | <span data-ttu-id="78c96-148">Entrada</span><span class="sxs-lookup"><span data-stu-id="78c96-148">Input</span></span> | <span data-ttu-id="78c96-149">4</span><span class="sxs-lookup"><span data-stu-id="78c96-149">4</span></span> | <span data-ttu-id="78c96-150">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-150">UINT32, UINT16, UINT8</span></span> |
| <span data-ttu-id="78c96-151">OutputTensor</span><span class="sxs-lookup"><span data-stu-id="78c96-151">OutputTensor</span></span> | <span data-ttu-id="78c96-152">Output</span><span class="sxs-lookup"><span data-stu-id="78c96-152">Output</span></span> | <span data-ttu-id="78c96-153">4</span><span class="sxs-lookup"><span data-stu-id="78c96-153">4</span></span> | <span data-ttu-id="78c96-154">UINT32, UINT16, UINT8</span><span class="sxs-lookup"><span data-stu-id="78c96-154">UINT32, UINT16, UINT8</span></span> |



## <a name="requirements"></a><span data-ttu-id="78c96-155">Requisitos</span><span class="sxs-lookup"><span data-stu-id="78c96-155">Requirements</span></span>
| &nbsp; | &nbsp; |
| ---- |:---- |
| <span data-ttu-id="78c96-156">**Header**</span><span class="sxs-lookup"><span data-stu-id="78c96-156">**Header**</span></span> | <span data-ttu-id="78c96-157">directml. h</span><span class="sxs-lookup"><span data-stu-id="78c96-157">directml.h</span></span> |