RISC-V-Reference-SoC-Tapeout-Program

This repository documents my work from the India RISC-V Tapeout Program conducted by IIT Gandhinagar (IITGN) and VSD. It includes project files, assignments, and design exercises related to the design and tapeout of the RISC-V Reference SoC.
