Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 14 17:47:06 2021
| Host         : DESKTOP-G5VPU6Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file floating_point_MAC_control_sets_placed.rpt
| Design       : floating_point_MAC
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            3 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             924 |          216 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           46 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+-----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/op_state[3]                                                                                                       |                1 |              1 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  aclk_IBUF_BUFG |               | U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/op_state[5]                                                                                                       |                6 |             22 |
|  aclk_IBUF_BUFG |               | U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               17 |             47 |
|  aclk_IBUF_BUFG |               |                                                                                                                                                   |              216 |            997 |
+-----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


