$date
	Fri May  3 14:32:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CMOSAnd_tb $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 & connector $end
$var wire 1 ' gnd $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 ( nand_out $end
$var wire 1 ! out $end
$var wire 1 ) vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
z&
0%
0$
0#
0"
0!
$end
#10
1$
#20
1%
0$
#30
0&
1#
1$
#40
0$
#50
z&
0#
0!
1(
1"
1$
#60
0$
#70
1!
0(
0&
1#
1$
#80
0$
#90
1$
