[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2011-02-21 23:15:39","objective":"*. Moore's law and cost estimation\n*. Process and layout guide line\n*. Gate level design and timing\n*. Logic networks\n*. IC Package","schedule":"01. 02/24/11 Chapter 1 Introduction (Moore’s rule)\n02. 03/03/11 Chapter 1 Introduction (Cost, TW)\n03. 03/10/11 Chapter 2 (Mask, Processing)\n04. 03/17/11 Chapter 2 (Cross-section)\n05. 03/24/11 Chapter 2 (Transistors)\n06. 03/31/11 Quiz 1, Chapter 2 (Layout)\n07. 04/07/11 Chapter 2 (RC Extraction)\n08. 04/14/11 Midterm Examination\n09. 04/21/11 Exam. review; Chapter 2 (Design Rule)\n10. 04/28/11 Chapter 3 (Logic Gates)\n11. 05/05/11 Chapter 3 (Noise Margin)\n12. 05/12/11 Chapter 3 (Combination Logic Networks)\n13. 05/19/11 Chapter 4 (Cross Talk, Power)\n14. 05/26/11 Chapter 4 (Testing)\n15. 05/02/11 Quiz 2, Packaging\n16. 06/09/11 Chapter 5 (Memory)\n17. 06/16/11 Final Examination\n18. 06/23/11 Exam review and “Color”","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Modern VLSI Design\nSystem-on-Chip Design,\nThird edition, Prentice Hall,\nby: Wayne Wolf\n==========================\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n==========================\nDigital Integrated Circuits\nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikoli?","foreignLanguageTextbooks":false}]
