<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:55.930-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 37&#x9;0&#x9;36&#x9;210&#x9;112&#x9;3.1&#x9;5&#x9;2.6&#x9;3&#x9;30&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.789-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_1 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.626-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_2 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.626-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_3 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.601-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_4 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.591-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.581-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_6 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.560-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_7 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:34.552-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_19 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 26&#x9;0&#x9;25&#x9;129&#x9;78&#x9;3.1&#x9;5&#x9;2.9&#x9;5&#x9;18&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:26.684-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_17 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:26.568-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_18 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:26.568-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_9 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 20&#x9;0&#x9;20&#x9;93&#x9;63&#x9;3.2&#x9;5&#x9;2.9&#x9;5&#x9;16&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.255-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_10 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.120-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.098-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul {add d a} b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.098-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_11 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.082-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node ret_V_4 mapped to expression  {add c {mul a b}}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.082-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'calc/buf' to 'calc/buf_r' to avoid the conflict with HDL keywords or other object names." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:35:21.035-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-08T21:36:25.504-0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
