{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 19:32:24 2019 " "Info: Processing started: Fri Dec 20 19:32:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full " "Info: Found entity 1: full" {  } { { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "full " "Info: Elaborating entity \"full\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "whowonto7segment.bdf 1 1 " "Warning: Using design file whowonto7segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 whowonto7segment " "Info: Found entity 1: whowonto7segment" {  } { { "whowonto7segment.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowonto7segment.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WhoWonTo7Segment WhoWonTo7Segment:inst25 " "Info: Elaborating entity \"WhoWonTo7Segment\" for hierarchy \"WhoWonTo7Segment:inst25\"" {  } { { "full.bdf" "inst25" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -176 488 648 -80 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "whowins.bdf 1 1 " "Warning: Using design file whowins.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 whowins " "Info: Found entity 1: whowins" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "whowins whowins:inst " "Info: Elaborating entity \"whowins\" for hierarchy \"whowins:inst\"" {  } { { "full.bdf" "inst" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 96 392 488 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "levelsensitivesrlatch.bdf 1 1 " "Warning: Using design file levelsensitivesrlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 levelsensitivesrlatch " "Info: Found entity 1: levelsensitivesrlatch" {  } { { "levelsensitivesrlatch.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/levelsensitivesrlatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelsensitivesrlatch levelsensitivesrlatch:inst7 " "Info: Elaborating entity \"levelsensitivesrlatch\" for hierarchy \"levelsensitivesrlatch:inst7\"" {  } { { "full.bdf" "inst7" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 96 32 208 320 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74279 levelsensitivesrlatch:inst7\|74279:inst " "Info: Elaborating entity \"74279\" for hierarchy \"levelsensitivesrlatch:inst7\|74279:inst\"" {  } { { "levelsensitivesrlatch.bdf" "inst" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/levelsensitivesrlatch.bdf" { { 32 744 864 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "levelsensitivesrlatch:inst7\|74279:inst " "Info: Elaborated megafunction instantiation \"levelsensitivesrlatch:inst7\|74279:inst\"" {  } { { "levelsensitivesrlatch.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/levelsensitivesrlatch.bdf" { { 32 744 864 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "whatwon.bdf 1 1 " "Warning: Using design file whatwon.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 whatwon " "Info: Found entity 1: whatwon" {  } { { "whatwon.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whatwon.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "whatwon whatwon:inst28 " "Info: Elaborating entity \"whatwon\" for hierarchy \"whatwon:inst28\"" {  } { { "full.bdf" "inst28" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -128 192 448 16 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "whatwonto7segment.bdf 1 1 " "Warning: Using design file whatwonto7segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 whatwonto7segment " "Info: Found entity 1: whatwonto7segment" {  } { { "whatwonto7segment.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whatwonto7segment.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WhatWonTo7Segment WhatWonTo7Segment:inst3 " "Info: Elaborating entity \"WhatWonTo7Segment\" for hierarchy \"WhatWonTo7Segment:inst3\"" {  } { { "full.bdf" "inst3" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -808 232 392 -712 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 74148:inst36 " "Info: Elaborating entity \"74148\" for hierarchy \"74148:inst36\"" {  } { { "full.bdf" "inst36" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -608 240 416 -488 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74148:inst36 " "Info: Elaborated megafunction instantiation \"74148:inst36\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -608 240 416 -488 "inst36" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counterwithreset.bdf 1 1 " "Warning: Using design file counterwithreset.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counterwithreset " "Info: Found entity 1: counterwithreset" {  } { { "counterwithreset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counterwithreset.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterWithReset CounterWithReset:inst18 " "Info: Elaborating entity \"CounterWithReset\" for hierarchy \"CounterWithReset:inst18\"" {  } { { "full.bdf" "inst18" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 104 912 1032 200 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "endofgamewinnerto7segments.bdf 1 1 " "Warning: Using design file endofgamewinnerto7segments.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 endofgamewinnerto7segments " "Info: Found entity 1: endofgamewinnerto7segments" {  } { { "endofgamewinnerto7segments.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/endofgamewinnerto7segments.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EndOfGameWinnerTo7Segments EndOfGameWinnerTo7Segments:inst9 " "Info: Elaborating entity \"EndOfGameWinnerTo7Segments\" for hierarchy \"EndOfGameWinnerTo7Segments:inst9\"" {  } { { "full.bdf" "inst9" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 104 1152 1248 264 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "EndF GND " "Warning (13410): Pin \"EndF\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 208 1264 1440 224 "EndF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Info: Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 19:32:26 2019 " "Info: Processing ended: Fri Dec 20 19:32:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
