{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544076835160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544076835175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 00:13:54 2018 " "Processing started: Thu Dec 06 00:13:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544076835175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076835175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPM -c FPM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPM -c FPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076835175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544076836128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544076836128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacity_check_tlc_mk3.v 1 1 " "Found 1 design units, including 1 entities, in source file capacity_check_tlc_mk3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TLC_Mk3 " "Found entity 1: Capacity_Check_TLC_Mk3" {  } { { "Capacity_Check_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/Capacity_Check_TLC_Mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076843915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076843915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpm.bdf 1 1 " "Using design file fpm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPM " "Found entity 1: FPM" {  } { { "fpm.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/fpm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076845212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076845212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPM " "Elaborating entity \"FPM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544076845212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgco.bdf 1 1 " "Using design file tgco.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGCo " "Found entity 1: TGCo" {  } { { "tgco.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076845337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076845337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGCo TGCo:inst " "Elaborating entity \"TGCo\" for hierarchy \"TGCo:inst\"" {  } { { "fpm.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/fpm.bdf" { { 208 408 728 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076845353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076845462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076845462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine TGCo:inst\|IRL_Machine:inst3 " "Elaborating entity \"IRL_Machine\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\"" {  } { { "tgco.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 104 936 1200 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076845462 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076845665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076845665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL TGCo:inst\|IRL_Machine:inst3\|Output_Logic_IRL:sadfsdaf " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|Output_Logic_IRL:sadfsdaf\"" {  } { { "irl_machine.bdf" "sadfsdaf" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/irl_machine.bdf" { { 312 656 824 392 "sadfsdaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076845665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076845853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076845853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL TGCo:inst\|IRL_Machine:inst3\|Input_Logic_IRL:inst " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|Input_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/irl_machine.bdf" { { 272 368 528 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076845853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/irl_machine.bdf" { { 288 136 328 384 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msm.v 1 1 " "Using design file msm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MSM " "Found entity 1: MSM" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSM TGCo:inst\|MSM:inst " "Elaborating entity \"MSM\" for hierarchy \"TGCo:inst\|MSM:inst\"" {  } { { "tgco.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 192 360 624 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846215 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "msm.v(16) " "Verilog HDL Case Statement warning at msm.v(16): incomplete case statement has no default case item" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Capacity msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Capacity\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Control msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Control\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_In msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_In\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"ACL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACL_Clock msm.v(13) " "Inferred latch for \"ACL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[0\] msm.v(13) " "Inferred latch for \"RF_In\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[1\] msm.v(13) " "Inferred latch for \"RF_In\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[2\] msm.v(13) " "Inferred latch for \"RF_In\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[3\] msm.v(13) " "Inferred latch for \"RF_In\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[0\] msm.v(13) " "Inferred latch for \"RF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[1\] msm.v(13) " "Inferred latch for \"RF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[2\] msm.v(13) " "Inferred latch for \"RF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[3\] msm.v(13) " "Inferred latch for \"RF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Clock msm.v(13) " "Inferred latch for \"RF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Enable msm.v(13) " "Inferred latch for \"RF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Enable msm.v(13) " "Inferred latch for \"TLCF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[0\] msm.v(13) " "Inferred latch for \"TLCF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[1\] msm.v(13) " "Inferred latch for \"TLCF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[2\] msm.v(13) " "Inferred latch for \"TLCF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[3\] msm.v(13) " "Inferred latch for \"TLCF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Control msm.v(13) " "Inferred latch for \"TLCF_Control\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Clock msm.v(13) " "Inferred latch for \"TLCF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Clock msm.v(13) " "Inferred latch for \"IRL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Select msm.v(13) " "Inferred latch for \"IRL_Select\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[0\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[1\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[2\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[3\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076846308 "|FPM|TGCo:inst|MSM:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator TGCo:inst\|clock_generator:inst9 " "Elaborating entity \"clock_generator\" for hierarchy \"TGCo:inst\|clock_generator:inst9\"" {  } { { "tgco.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 296 0 152 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer TGCo:inst\|switch_debouncer:inst13 " "Elaborating entity \"switch_debouncer\" for hierarchy \"TGCo:inst\|switch_debouncer:inst13\"" {  } { { "tgco.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 208 -184 -24 304 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_combiner_tgco.v 1 1 " "Using design file switch_combiner_tgco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_combiner_TGCo " "Found entity 1: switch_combiner_TGCo" {  } { { "switch_combiner_tgco.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/switch_combiner_tgco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_combiner_TGCo TGCo:inst\|switch_combiner_TGCo:inst12 " "Elaborating entity \"switch_combiner_TGCo\" for hierarchy \"TGCo:inst\|switch_combiner_TGCo:inst12\"" {  } { { "tgco.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 456 336 528 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgc_machine.bdf 1 1 " "Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Machine " "Found entity 1: TGC_Machine" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076846949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076846949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_Machine TGCo:inst\|TGC_Machine:inst6 " "Elaborating entity \"TGC_Machine\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\"" {  } { { "tgco.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 176 48 296 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076846949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tgc.v 1 1 " "Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TGC " "Found entity 1: Output_Logic_TGC" {  } { { "output_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/output_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TGC TGCo:inst\|TGC_Machine:inst6\|Output_Logic_TGC:inst7 " "Elaborating entity \"Output_Logic_TGC\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\|Output_Logic_TGC:inst7\"" {  } { { "tgc_machine.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 280 624 776 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tgc.v 1 1 " "Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TGC " "Found entity 1: Input_Logic_TGC" {  } { { "input_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TGC TGCo:inst\|TGC_Machine:inst6\|Input_Logic_TGC:inst " "Elaborating entity \"Input_Logic_TGC\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\|Input_Logic_TGC:inst\"" {  } { { "tgc_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 240 360 512 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16 " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\"" {  } { { "tgco.bdf" "inst16" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 416 640 880 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1 " "Elaborating entity \"ACL_Machine\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\"" {  } { { "acl_machine_mk2.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine_mk2.bdf" { { 288 1144 1384 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_acl_mk2.v 1 1 " "Using design file output_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "output_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/output_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9 " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9\"" {  } { { "acl_machine.bdf" "ints9" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine.bdf" { { 360 1128 1280 440 "ints9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_acl_mk2.v 1 1 " "Using design file input_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847621 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_Clear input_logic_acl_mk2.v(11) " "Verilog HDL Always Construct warning at input_logic_acl_mk2.v(11): inferring latch(es) for variable \"Count_Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_acl_mk2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544076847684 "|FPM|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_Clear input_logic_acl_mk2.v(126) " "Inferred latch for \"Count_Clear\" at input_logic_acl_mk2.v(126)" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_acl_mk2.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076847684 "|FPM|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\"" {  } { { "acl_machine.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine.bdf" { { 392 504 712 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076847902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076847902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076847918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848012 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Using design file lane_has_1_car_acl_machine_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "lane_has_1_car_acl_machine_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/lane_has_1_car_acl_machine_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/acl_machine_mk2.bdf" { { 264 912 1104 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF TGCo:inst\|TLCF:inst22 " "Elaborating entity \"TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\"" {  } { { "tgco.bdf" "inst22" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 416 936 1216 576 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\"" {  } { { "tlcf.bdf" "inst31" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlcf.bdf" { { 1048 608 848 1176 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Capacity_Check_TLC_Mk3:inst2 " "Elaborating entity \"Capacity_Check_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Capacity_Check_TLC_Mk3:inst2\"" {  } { { "tlc_mk3.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlc_mk3.bdf" { { 472 440 664 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848586 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_logic_tlc_mk3.v(16) " "Verilog HDL Case Statement information at input_logic_tlc_mk3.v(16): all case item expressions in this case statement are onehot" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_tlc_mk3.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544076848617 "|FPM|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_en input_logic_tlc_mk3.v(70) " "Verilog HDL Always Construct warning at input_logic_tlc_mk3.v(70): variable \"acl_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_tlc_mk3.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544076848617 "|FPM|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_tlcf.v 1 1 " "Using design file decoder_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_TLCF " "Found entity 1: Decoder_TLCF" {  } { { "decoder_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/decoder_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_TLCF TGCo:inst\|TLCF:inst22\|Decoder_TLCF:inst15 " "Elaborating entity \"Decoder_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Decoder_TLCF:inst15\"" {  } { { "tlcf.bdf" "inst15" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlcf.bdf" { { 1096 112 264 1176 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_tlcf.v 1 1 " "Using design file priority_encoder_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_TLCF " "Found entity 1: Priority_Encoder_TLCF" {  } { { "priority_encoder_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/priority_encoder_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_TLCF TGCo:inst\|TLCF:inst22\|Priority_Encoder_TLCF:inst " "Elaborating entity \"Priority_Encoder_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Priority_Encoder_TLCF:inst\"" {  } { { "tlcf.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlcf.bdf" { { 1120 -56 96 1200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control_maker_tlcf.v 1 1 " "Using design file counter_control_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control_Maker_TLCF " "Found entity 1: Counter_Control_Maker_TLCF" {  } { { "counter_control_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/counter_control_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076848930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076848930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control_Maker_TLCF TGCo:inst\|TLCF:inst22\|Counter_Control_Maker_TLCF:inst8 " "Elaborating entity \"Counter_Control_Maker_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Counter_Control_Maker_TLCF:inst8\"" {  } { { "tlcf.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tlcf.bdf" { { 1120 352 560 1232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076848930 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_select counter_control_maker_tlcf.v(14) " "Verilog HDL Always Construct warning at counter_control_maker_tlcf.v(14): variable \"acl_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_control_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/counter_control_maker_tlcf.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544076848992 "|FPM|TGCo:inst|TLCF:inst22|Counter_Control_Maker_TLCF:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File TGCo:inst\|4_4bit_Register_File:inst5 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\"" {  } { { "tgco.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 256 936 1264 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 TGCo:inst\|4_4bit_Register_File:inst5\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "select_line_4brl.v 1 1 " "Using design file select_line_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Select_Line_4bRL " "Found entity 1: Select_Line_4bRL" {  } { { "select_line_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/select_line_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_Line_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Select_Line_4bRL:inst5 " "Elaborating entity \"Select_Line_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Select_Line_4bRL:inst5\"" {  } { { "4_4bit_register_file.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { { 744 480 632 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4brl.v 1 1 " "Using design file priority_encoder_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4bRL " "Found entity 1: Priority_Encoder_4bRL" {  } { { "priority_encoder_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/priority_encoder_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Priority_Encoder_4bRL:inst3 " "Elaborating entity \"Priority_Encoder_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Priority_Encoder_4bRL:inst3\"" {  } { { "4_4bit_register_file.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { { 696 240 392 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076849789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076849789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544076849853 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544076849853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076849962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076850056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076850056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076850056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_4brl.v 1 1 " "Using design file decoder_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4bRL " "Found entity 1: Decoder_4bRL" {  } { { "decoder_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/decoder_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076850275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076850275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Decoder_4bRL:inst " "Elaborating entity \"Decoder_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Decoder_4bRL:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076850275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_tgco.v 1 1 " "Using design file decoder_tgco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_TGCo " "Found entity 1: Decoder_TGCo" {  } { { "decoder_tgco.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/decoder_tgco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076850745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076850745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_TGCo TGCo:inst\|Decoder_TGCo:inst24 " "Elaborating entity \"Decoder_TGCo\" for hierarchy \"TGCo:inst\|Decoder_TGCo:inst24\"" {  } { { "tgco.bdf" "inst24" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 224 1288 1440 304 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076850745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_tgco.v 1 1 " "Using design file priority_encoder_tgco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_TGCo " "Found entity 1: Priority_Encoder_TGCo" {  } { { "priority_encoder_tgco.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/priority_encoder_tgco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076850916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076850916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_TGCo TGCo:inst\|Priority_Encoder_TGCo:inst23 " "Elaborating entity \"Priority_Encoder_TGCo\" for hierarchy \"TGCo:inst\|Priority_Encoder_TGCo:inst23\"" {  } { { "tgco.bdf" "inst23" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgco.bdf" { { 320 1288 1440 400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076850916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544076851026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544076851026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "fpm.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/fpm.bdf" { { 144 776 928 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076851026 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TGCo:inst\|MSM:inst\|RF_Clock TGCo:inst\|MSM:inst\|IRL_Clock " "Duplicate LATCH primitive \"TGCo:inst\|MSM:inst\|RF_Clock\" merged with LATCH primitive \"TGCo:inst\|MSM:inst\|IRL_Clock\"" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544076852417 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[2\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[3\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[1\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[0\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Clock " "Latch TGCo:inst\|MSM:inst\|IRL_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|ACL_Clock " "Latch TGCo:inst\|MSM:inst\|ACL_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852417 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[0\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Enable " "Latch TGCo:inst\|MSM:inst\|RF_Enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[1\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[2\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[3\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Enable " "Latch TGCo:inst\|MSM:inst\|TLCF_Enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[3\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[1\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[2\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[0\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Control " "Latch TGCo:inst\|MSM:inst\|TLCF_Control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Clock " "Latch TGCo:inst\|MSM:inst\|TLCF_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[0\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[1\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[2\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[3\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Select " "Latch TGCo:inst\|MSM:inst\|IRL_Select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\|Count_Clear " "Latch TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\|Count_Clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Final_Project_Machine/mod5_counter_acl.bdf" { { 72 672 736 152 "inst6" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544076852432 ""}  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_acl_mk2.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544076852432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544076852636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544076854283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544076854283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544076854916 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544076854916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544076854916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544076854916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544076855166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 00:14:15 2018 " "Processing ended: Thu Dec 06 00:14:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544076855166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544076855166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544076855166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544076855166 ""}
