<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/alex/verilog/core1/test_regfile_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test_regfile" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="7" />
   <wvobject fp_name="/test_regfile/read_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/write_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/read_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/write_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">write_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/write_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write_enable</obj_property>
      <obj_property name="ObjectShortName">write_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_regfile/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
</wave_config>
