INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/rtl/vproc_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/demo/rtl/demo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hwreg_iface
INFO: [VRFC 10-311] analyzing module uart_iface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_branch_predict.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_branch_predict
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_compressed_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_cs_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_dummy_instr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_dummy_instr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_ex_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_ex_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_fetch_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_fetch_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_load_store_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_lockstep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_lockstep
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_multdiv_fast
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_slow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_multdiv_slow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pmp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_pmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_prefetch_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_prefetch_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_register_file_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_register_file_fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibex_wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_secded_28_22_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_secded_28_22_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_secded_39_32_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_secded_39_32_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/demo/rtl/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/demo/rtl/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/rtl/vproc_cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vproc_cache
INFO: [VRFC 10-311] analyzing module vproc_cache_way
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vproc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfredo/Documentos/vicuna/demo/rtl/demo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
