Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/OneDrive/Desktop/Vivado Projects/and/and.srcs/sources_1/new/and_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_design_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/OneDrive/Desktop/Vivado Projects/and/and.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
