0.4
2016.2
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/design/pipeline_pkg.sv,1520992448,verilog,C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/Datapath.sv;C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/new/IfIdReg.sv,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/ALUController.sv,1519987723,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/Controller.sv,1520020722,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/Datapath.sv,1521429038,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/RISC_V.sv,1521347399,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/RegFile.sv,1521319383,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/adder.sv,1518299654,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/alu.sv,1519950253,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/datamemory.sv,1520827140,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/flopr.sv,1518299654,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/imm_Gen.sv,1518736206,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/instructionmemory.sv,1520827353,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/mux2.sv,1518299654,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/verif/tb_top.sv,1521325800,verilog,,,,,,,,,,,
C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/new/IfIdReg.sv,1521336064,verilog,,,,,,,,,,,
