{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:33:23 2015 " "Info: Processing started: Tue Apr 21 02:33:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock50 " "Info: Assuming node \"clock50\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 " "Info: Detected gated clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK\" as buffer" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock50 register test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] memory test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 191.02 MHz 5.235 ns Internal " "Info: Clock \"clock50\" has Internal fmax of 191.02 MHz between source register \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]\" and destination memory \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]\" (period= 5.235 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.963 ns + Longest register memory " "Info: + Longest register to memory delay is 4.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X35_Y25_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y25_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.544 ns) 0.933 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X35_Y25_N22 1 " "Info: 2: + IC(0.389 ns) + CELL(0.544 ns) = 0.933 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.545 ns) 2.289 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~4 3 COMB LCCOMB_X36_Y25_N14 2 " "Info: 3: + IC(0.811 ns) + CELL(0.545 ns) = 2.289 ns; Loc. = LCCOMB_X36_Y25_N14; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.178 ns) 2.936 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X37_Y25_N22 20 " "Info: 4: + IC(0.469 ns) + CELL(0.178 ns) = 2.936 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 20; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.684 ns) 4.963 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 5 MEM M4K_X41_Y22 1 " "Info: 5: + IC(1.343 ns) + CELL(0.684 ns) = 4.963 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 39.31 % ) " "Info: Total cell delay = 1.951 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.012 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.012 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.811ns 0.469ns 1.343ns } { 0.000ns 0.544ns 0.545ns 0.178ns 0.684ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.045 ns - Smallest " "Info: - Smallest clock skew is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 destination 2.885 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock50\" to destination memory is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.724 ns) 2.885 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.923 ns) + CELL(0.724 ns) = 2.885 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 59.97 % ) " "Info: Total cell delay = 1.730 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 40.03 % ) " "Info: Total interconnect delay = 1.155 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clock50\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.840 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] 3 REG LCFF_X35_Y25_N13 2 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X35_Y25_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.62 % ) " "Info: Total cell delay = 1.608 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.38 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.811ns 0.469ns 1.343ns } { 0.000ns 0.544ns 0.545ns 0.178ns 0.684ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock25 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 101.65 MHz 9.838 ns Internal " "Info: Clock \"clock25\" has Internal fmax of 101.65 MHz between source register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" and destination register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING\" (period= 9.838 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.572 ns + Longest register register " "Info: + Longest register to register delay is 0.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 1 REG LCCOMB_X24_Y21_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 0.476 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0 2 COMB LCCOMB_X24_Y21_N26 1 " "Info: 2: + IC(0.299 ns) + CELL(0.177 ns) = 0.476 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.572 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.572 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 47.73 % ) " "Info: Total cell delay = 0.273 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 52.27 % ) " "Info: Total interconnect delay = 0.299 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.385 ns - Smallest " "Info: - Smallest clock skew is -4.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.815 ns + Shortest register " "Info: + Shortest clock path from clock \"clock25\" to destination register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.815 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.815 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.77 % ) " "Info: Total cell delay = 1.598 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.217 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 7.200 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.879 ns) 3.579 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 2 REG LCFF_X24_Y21_N15 2 " "Info: 2: + IC(1.704 ns) + CELL(0.879 ns) = 3.579 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.521 ns) 4.478 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X24_Y21_N28 1 " "Info: 3: + IC(0.378 ns) + CELL(0.521 ns) = 4.478 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.000 ns) 5.649 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.178 ns) 7.200 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 5 REG LCCOMB_X24_Y21_N10 1 " "Info: 5: + IC(1.373 ns) + CELL(0.178 ns) = 7.200 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 35.75 % ) " "Info: Total cell delay = 2.574 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 64.25 % ) " "Info: Total interconnect delay = 4.626 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock25 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clock25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 clock25 2.586 ns " "Info: Found hold time violation between source  pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING\" and destination pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74\" for clock \"clock25\" (Hold time is 2.586 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.385 ns + Largest " "Info: + Largest clock skew is 4.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 7.200 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to destination register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.879 ns) 3.579 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 2 REG LCFF_X24_Y21_N15 2 " "Info: 2: + IC(1.704 ns) + CELL(0.879 ns) = 3.579 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.521 ns) 4.478 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X24_Y21_N28 1 " "Info: 3: + IC(0.378 ns) + CELL(0.521 ns) = 4.478 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.000 ns) 5.649 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.178 ns) 7.200 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 5 REG LCCOMB_X24_Y21_N20 1 " "Info: 5: + IC(1.373 ns) + CELL(0.178 ns) = 7.200 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 35.75 % ) " "Info: Total cell delay = 2.574 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 64.25 % ) " "Info: Total interconnect delay = 4.626 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.815 ns - Shortest register " "Info: - Shortest clock path from clock \"clock25\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.815 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.815 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.77 % ) " "Info: Total cell delay = 1.598 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.217 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.522 ns - Shortest register register " "Info: - Shortest register to register delay is 1.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 1 REG LCFF_X24_Y21_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.521 ns) 0.895 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector0~0 2 COMB LCCOMB_X24_Y21_N16 1 " "Info: 2: + IC(0.374 ns) + CELL(0.521 ns) = 0.895 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 1.522 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 3 REG LCCOMB_X24_Y21_N20 1 " "Info: 3: + IC(0.305 ns) + CELL(0.322 ns) = 1.522 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.843 ns ( 55.39 % ) " "Info: Total cell delay = 0.843 ns ( 55.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.679 ns ( 44.61 % ) " "Info: Total interconnect delay = 0.679 ns ( 44.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.374ns 0.305ns } { 0.000ns 0.521ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.374ns 0.305ns } { 0.000ns 0.521ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock25 test_length_valid test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 12.106 ns register " "Info: tco from clock \"clock25\" to destination pin \"test_length_valid\" through register \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]\" is 12.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.819 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to source register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.819 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 3 REG LCFF_X36_Y21_N19 6 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.819 ns; Loc. = LCFF_X36_Y21_N19; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.69 % ) " "Info: Total cell delay = 1.598 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.010 ns + Longest register pin " "Info: + Longest register to pin delay is 9.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 1 REG LCFF_X36_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y21_N19; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.545 ns) 2.029 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3 2 COMB LCCOMB_X24_Y21_N14 1 " "Info: 2: + IC(1.484 ns) + CELL(0.545 ns) = 2.029 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.178 ns) 3.049 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4 3 COMB LCCOMB_X24_Y21_N30 3 " "Info: 3: + IC(0.842 ns) + CELL(0.178 ns) = 3.049 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 3.536 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~5 4 COMB LCCOMB_X24_Y21_N6 1 " "Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 3.536 ns; Loc. = LCCOMB_X24_Y21_N6; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(2.976 ns) 9.010 ns test_length_valid 5 PIN PIN_T8 0 " "Info: 5: + IC(2.498 ns) + CELL(2.976 ns) = 9.010 ns; Loc. = PIN_T8; Fanout = 0; PIN Node = 'test_length_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 43.03 % ) " "Info: Total cell delay = 3.877 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.133 ns ( 56.97 % ) " "Info: Total interconnect delay = 5.133 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 {} test_length_valid {} } { 0.000ns 1.484ns 0.842ns 0.309ns 2.498ns } { 0.000ns 0.545ns 0.178ns 0.178ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 {} test_length_valid {} } { 0.000ns 1.484ns 0.842ns 0.309ns 2.498ns } { 0.000ns 0.545ns 0.178ns 0.178ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:33:24 2015 " "Info: Processing ended: Tue Apr 21 02:33:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
