
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003636                       # Number of seconds simulated
sim_ticks                                  3636172863                       # Number of ticks simulated
final_tick                               530602536048                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65039                       # Simulator instruction rate (inst/s)
host_op_rate                                    82253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 117177                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894696                       # Number of bytes of host memory used
host_seconds                                 31031.56                       # Real time elapsed on the host
sim_insts                                  2018246983                       # Number of instructions simulated
sim_ops                                    2552430911                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       212864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               257536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2012                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             783                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  783                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       492826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58540671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       528028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11264591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70826116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       492826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       528028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1020854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27563046                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27563046                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27563046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       492826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58540671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       528028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11264591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98389162                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8719840                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3129321                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2543805                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214829                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1263493                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1210685                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328390                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9162                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3129702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17334013                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3129321                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1539075                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3807166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1152126                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        672205                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532286                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91980                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8541666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.507729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4734500     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          336312      3.94%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          267362      3.13%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653823      7.65%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175931      2.06%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          226987      2.66%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166098      1.94%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92790      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1887863     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8541666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358874                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987882                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3275621                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       653697                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3659111                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25250                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        927985                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533559                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4653                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20715931                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        927985                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3516585                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         141720                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       157865                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437661                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359848                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19981366                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3133                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148798                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          383                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27981733                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93249110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93249110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10912423                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4102                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2340                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           991914                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1867836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15287                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       269705                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18884225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14966651                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30529                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6574566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20077482                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          670                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8541666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3001350     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1835087     21.48%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1178860     13.80%     70.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       888053     10.40%     80.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       766886      8.98%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393713      4.61%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342478      4.01%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63204      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72035      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8541666                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87710     70.77%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18373     14.82%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17856     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12471004     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212832      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482818      9.91%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       798344      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14966651                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716391                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123939                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008281                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38629432                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25462835                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14582098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15090590                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56372                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       744478                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244779                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        927985                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          60318                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8207                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18888199                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1867836                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947394                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2322                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249196                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14725791                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240856                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2167856                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2077916                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            776407                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.688768                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14591931                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14582098                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9496434                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26813310                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.672290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354169                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6607510                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214880                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7613681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2990584     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098250     27.56%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852227     11.19%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479090      6.29%     84.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391232      5.14%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       156908      2.06%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       188443      2.48%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94936      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       362011      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7613681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       362011                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26139920                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38705099                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 178174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871984                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871984                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146810                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146810                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66231880                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20157756                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19115623                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8719840                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3229917                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2634462                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216903                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1371868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1260278                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          347586                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9696                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3231547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17742890                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3229917                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1607864                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3940054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1150256                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        523941                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1594762                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8626238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4686184     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          261061      3.03%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          486577      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          484349      5.61%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          299709      3.47%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          239615      2.78%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          150660      1.75%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140757      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1877326     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8626238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034772                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3370376                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       518075                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3784114                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23198                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        930471                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       545183                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21284120                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        930471                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3615613                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100954                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82795                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3557479                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       338922                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20517900                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28816644                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95718921                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95718921                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17777321                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11039295                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1752                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           946733                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1898846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       967225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12305                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       340275                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19334840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15388025                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30901                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6560092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20071541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8626238                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2943966     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1877256     21.76%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1244660     14.43%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813170      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       856241      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414610      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326201      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        74353      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75781      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8626238                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95809     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18216     13.79%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18042     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12870533     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206360      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1751      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1490430      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       818951      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15388025                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764714                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132067                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39565254                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25898474                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15033394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15520092                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47378                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       739595                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232806                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        930471                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51708                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9146                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19338344                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1898846                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       967225                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255812                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15182252                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1421627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       205771                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2221112                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2151984                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            799485                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741116                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15038101                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15033394                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9578245                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27486946                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724045                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10354321                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12749755                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6588627                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219306                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7695767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2908986     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2161002     28.08%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       898274     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       447673      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       446387      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181086      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181647      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97370      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373342      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7695767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10354321                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12749755                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1893670                       # Number of memory references committed
system.switch_cpus1.commit.loads              1159251                       # Number of loads committed
system.switch_cpus1.commit.membars               1752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1840420                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11486549                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263035                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373342                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26660807                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39607846                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10354321                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12749755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10354321                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842145                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842145                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187444                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187444                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68203401                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20883908                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19552463                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3504                       # number of misc regfile writes
system.l20.replacements                          1677                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          744473                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18061                       # Sample count of references to valid blocks.
system.l20.avg_refs                         41.219921                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1031.489300                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.958726                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   846.802888                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14490.749085                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062957                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.051685                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.884445                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5599                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5599                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2101                       # number of Writeback hits
system.l20.Writeback_hits::total                 2101                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5599                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5599                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5599                       # number of overall hits
system.l20.overall_hits::total                   5599                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1677                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1663                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1677                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1663                       # number of overall misses
system.l20.overall_misses::total                 1677                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1344398                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    150406017                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      151750415                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1344398                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    150406017                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       151750415                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1344398                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    150406017                       # number of overall miss cycles
system.l20.overall_miss_latency::total      151750415                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7262                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7276                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2101                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2101                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7262                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7276                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7262                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7276                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.229000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.230484                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.229000                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.230484                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.229000                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.230484                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90442.583885                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 90489.215862                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90442.583885                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 90489.215862                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90442.583885                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 90489.215862                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 522                       # number of writebacks
system.l20.writebacks::total                      522                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1677                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1677                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1677                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    138051479                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    139290593                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    138051479                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    139290593                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    138051479                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    139290593                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.229000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.230484                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.229000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.230484                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.229000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.230484                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83013.517138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83059.387597                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83013.517138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83059.387597                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83013.517138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83059.387597                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           335                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          384726                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16719                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.011305                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1082.742221                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.973422                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   143.530796                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15141.753560                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.066085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000914                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.008760                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.924179                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3686                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3686                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1101                       # number of Writeback hits
system.l21.Writeback_hits::total                 1101                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3686                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3686                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3686                       # number of overall hits
system.l21.overall_hits::total                   3686                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          320                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  335                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          320                       # number of demand (read+write) misses
system.l21.demand_misses::total                   335                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          320                       # number of overall misses
system.l21.overall_misses::total                  335                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       998473                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28337971                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       29336444                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       998473                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28337971                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        29336444                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       998473                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28337971                       # number of overall miss cycles
system.l21.overall_miss_latency::total       29336444                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4006                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4021                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1101                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1101                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4006                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4021                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4006                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4021                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079880                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.083313                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079880                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.083313                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079880                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.083313                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88556.159375                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87571.474627                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88556.159375                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87571.474627                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88556.159375                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87571.474627                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 261                       # number of writebacks
system.l21.writebacks::total                      261                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          320                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             335                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          320                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              335                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          320                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             335                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       881027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     25854922                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     26735949                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       881027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     25854922                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     26735949                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       881027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     25854922                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     26735949                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079880                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.083313                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079880                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.083313                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079880                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.083313                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80796.631250                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79808.802985                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80796.631250                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79808.802985                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80796.631250                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79808.802985                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958692                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539885                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015170.794769                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958692                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022370                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532268                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1757173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1757173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532286                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532286                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532286                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532286                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7262                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720450                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7518                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21910.142325                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.482397                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.517603                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056763                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056763                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2241                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756073                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756073                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15465                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15465                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15465                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638206819                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638206819                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638206819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638206819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638206819                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638206819                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771538                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771538                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771538                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771538                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014423                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41267.818881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41267.818881                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41267.818881                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41267.818881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41267.818881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41267.818881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2101                       # number of writebacks
system.cpu0.dcache.writebacks::total             2101                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8203                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8203                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7262                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7262                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7262                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195859369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195859369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    195859369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    195859369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    195859369                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    195859369                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26970.444643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26970.444643                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26970.444643                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26970.444643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26970.444643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26970.444643                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973390                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999495053                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154084.165948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973390                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023996                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1594744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1594744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1594744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1594744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1594744                       # number of overall hits
system.cpu1.icache.overall_hits::total        1594744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1301066                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1301066                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1301066                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1301066                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1301066                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1301066                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1594762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1594762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1594762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1594762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1594762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1594762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72281.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72281.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72281.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1013473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1013473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1013473                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67564.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4006                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153148232                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4262                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35933.419052                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.767626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.232374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862374                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137626                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086054                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730976                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1752                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1817030                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1817030                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1817030                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1817030                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10346                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10346                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10346                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10346                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10346                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    338030594                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    338030594                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    338030594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    338030594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    338030594                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    338030594                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       730976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       730976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827376                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005662                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32672.587860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32672.587860                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32672.587860                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32672.587860                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32672.587860                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32672.587860                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1101                       # number of writebacks
system.cpu1.dcache.writebacks::total             1101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6340                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6340                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6340                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6340                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4006                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4006                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     52579190                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     52579190                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     52579190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     52579190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     52579190                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     52579190                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13125.109835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13125.109835                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13125.109835                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13125.109835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13125.109835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13125.109835                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
