
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2

# Written on Thu May  2 13:24:14 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                    Requested     Requested     Clock                             Clock                     Clock
Level     Clock                                    Frequency     Period        Type                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       avg_pool|clock                           4.1 MHz       242.345       inferred                          Autoconstr_clkgroup_0     207  
1 .         div_32s_32s|state_derived_clock[5]     4.1 MHz       242.345       derived (from avg_pool|clock)     Autoconstr_clkgroup_0     1191 
================================================================================================================================================


Clock Load Summary
******************

                                       Clock     Source                                    Clock Pin                    Non-clock Pin         Non-clock Pin           
Clock                                  Load      Pin                                       Seq Example                  Seq Example           Comb Example            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
avg_pool|clock                         207       clock(port)                               state_s[2:0].C               -                     -                       
div_32s_32s|state_derived_clock[5]     1191      divider.state[5:0].Q[5](statemachine)     divider.quotient[31:0].C     state_s[2:0].I[0]     avg_c_0_sqmuxa.I[0](and)
======================================================================================================================================================================
