{"Source Block": ["serv/rtl/serv_immdec.v@18:28@HdlIdDef", "   output wire \t     o_imm,\n   //External\n   input wire \t     i_wb_en,\n   input wire [31:7] i_wb_rdt);\n\n   reg \t      signbit;\n\n   reg [8:0]  imm19_12_20;\n   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n"], "Clone Blocks": [["serv/rtl/serv_immdec.v@20:30", "   input wire \t     i_wb_en,\n   input wire [31:7] i_wb_rdt);\n\n   reg \t      signbit;\n\n   reg [8:0]  imm19_12_20;\n   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n"]], "Diff Content": {"Delete": [[23, "   reg \t      signbit;\n"]], "Add": [[23, "   reg \t\t     imm31;\n"]]}}