Protel Design System Design Rule Check
PCB File : C:\Users\huynh\OneDrive\Documents\Altium Designer\Clock_Led_7_thanh_Huynh_Tan_Cuong\Project_Clock_Led\Clock_Led_7_thanh_Huynh_Tan_Cuong\PCB1.PcbDoc
Date     : 8/7/2021
Time     : 5:17:30 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-15(9061.102mil,8998.661mil) on Top Layer And Pad U1-16(9080.787mil,8998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-16(9080.787mil,8998.661mil) on Top Layer And Pad U1-17(9100.472mil,8998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-27(9296.339mil,9096.102mil) on Top Layer And Pad U1-28(9296.339mil,9115.787mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-28(9296.339mil,9115.787mil) on Top Layer And Pad U1-29(9296.339mil,9135.472mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-37(9238.268mil,9331.339mil) on Top Layer And Pad U1-38(9218.583mil,9331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-38(9218.583mil,9331.339mil) on Top Layer And Pad U1-39(9198.898mil,9331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-39(9198.898mil,9331.339mil) on Top Layer And Pad U1-40(9179.213mil,9331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-4(8963.661mil,9214.213mil) on Top Layer And Pad U1-5(8963.661mil,9194.528mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-40(9179.213mil,9331.339mil) on Top Layer And Pad U1-41(9159.528mil,9331.339mil) on Top Layer 
Rule Violations :9

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-1(8080mil,8580mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-2(8080mil,8330mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-3(8280mil,8480mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad MD1-1(7190mil,7705mil) on Multi-Layer And Pad MD1-5(7190mil,7805mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.007mil < 10mil) Between Pad MD1-2(7289mil,7705mil) on Multi-Layer And Pad MD1-6(7290mil,7805mil) on Multi-Layer [Top Solder] Mask Sliver [6.007mil] / [Bottom Solder] Mask Sliver [6.007mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.015mil < 10mil) Between Pad MD1-3(7388mil,7705mil) on Multi-Layer And Pad MD1-7(7389.5mil,7805mil) on Multi-Layer [Top Solder] Mask Sliver [6.015mil] / [Bottom Solder] Mask Sliver [6.015mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.007mil < 10mil) Between Pad MD1-4(7489mil,7705mil) on Multi-Layer And Pad MD1-8(7490mil,7805mil) on Multi-Layer [Top Solder] Mask Sliver [6.007mil] / [Bottom Solder] Mask Sliver [6.007mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7520.2mil,6347.3mil) on Top Overlay And Pad BT2-2(7520mil,6668.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Arc (8485.039mil,8267.48mil) on Top Overlay And Pad U3-1(8485.039mil,8214.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 1-OUT(7426.047mil,9566.528mil) on Multi-Layer And Track (7347.307mil,9566.528mil)(7426.047mil,9546.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 1-OUT(7426.047mil,9566.528mil) on Multi-Layer And Track (7426.047mil,9546.843mil)(7504.787mil,9566.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 1-VCC(7426.047mil,9763.378mil) on Multi-Layer And Track (7347.307mil,9763.378mil)(7426.047mil,9783.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 1-VCC(7426.047mil,9763.378mil) on Multi-Layer And Track (7426.047mil,9783.063mil)(7504.787mil,9763.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-1(8829.449mil,8345.827mil) on Top Layer And Track (8788.11mil,8404.882mil)(9051.89mil,8404.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-2(8920mil,8345.827mil) on Top Layer And Track (8788.11mil,8404.882mil)(9051.89mil,8404.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-3(9010.551mil,8345.827mil) on Top Layer And Track (8788.11mil,8404.882mil)(9051.89mil,8404.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-4(8920mil,8574.173mil) on Top Layer And Track (8788.11mil,8515.118mil)(9051.89mil,8515.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad BT1-1(10293mil,9332mil) on Multi-Layer And Track (10275mil,9190mil)(10275mil,9285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-2(10293mil,9144mil) on Multi-Layer And Track (10274mil,9125mil)(10275mil,9126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad BT1-2(10293mil,9144mil) on Multi-Layer And Track (10275mil,9190mil)(10275mil,9285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT2-1(7520mil,5991.417mil) on Top Layer And Track (7249.6mil,6030.788mil)(7789mil,6030.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad BT3-1(6715mil,3861mil) on Multi-Layer And Track (6762mil,3843mil)(6857mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad BT3-2(6903mil,3861mil) on Multi-Layer And Track (6762mil,3843mil)(6857mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT3-2(6903mil,3861mil) on Multi-Layer And Track (6921mil,3843mil)(6922mil,3842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad BT4-1(6715mil,3236mil) on Multi-Layer And Track (6762mil,3218mil)(6857mil,3218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad BT4-2(6903mil,3236mil) on Multi-Layer And Track (6762mil,3218mil)(6857mil,3218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT4-2(6903mil,3236mil) on Multi-Layer And Track (6921mil,3218mil)(6922mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad BT5-1(6715mil,2611mil) on Multi-Layer And Track (6762mil,2593mil)(6857mil,2593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad BT5-2(6903mil,2611mil) on Multi-Layer And Track (6762mil,2593mil)(6857mil,2593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT5-2(6903mil,2611mil) on Multi-Layer And Track (6921mil,2593mil)(6922mil,2592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad BT6-1(6715mil,1986mil) on Multi-Layer And Track (6762mil,1968mil)(6857mil,1968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad BT6-2(6903mil,1986mil) on Multi-Layer And Track (6762mil,1968mil)(6857mil,1968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT6-2(6903mil,1986mil) on Multi-Layer And Track (6921mil,1968mil)(6922mil,1967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-1(7300mil,8545.472mil) on Top Layer And Track (7277mil,8522mil)(7277mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C10-1(7300mil,8545.472mil) on Top Layer And Track (7277mil,8522mil)(7323mil,8522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-1(7300mil,8545.472mil) on Top Layer And Track (7284mil,8571mil)(7284mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-1(7300mil,8545.472mil) on Top Layer And Track (7316mil,8571mil)(7316mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-1(7300mil,8545.472mil) on Top Layer And Track (7323mil,8522mil)(7323mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(7300mil,8604.528mil) on Top Layer And Track (7277mil,8522mil)(7277mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C10-2(7300mil,8604.528mil) on Top Layer And Track (7277mil,8629mil)(7323mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-2(7300mil,8604.528mil) on Top Layer And Track (7284mil,8571mil)(7284mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-2(7300mil,8604.528mil) on Top Layer And Track (7316mil,8571mil)(7316mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(7300mil,8604.528mil) on Top Layer And Track (7323mil,8522mil)(7323mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C1-1(10570.472mil,9350mil) on Top Layer And Track (10547mil,9327mil)(10547mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(10570.472mil,9350mil) on Top Layer And Track (10547mil,9327mil)(10654mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(10570.472mil,9350mil) on Top Layer And Track (10547mil,9373mil)(10654mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-1(10570.472mil,9350mil) on Top Layer And Track (10596mil,9334mil)(10604mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-1(10570.472mil,9350mil) on Top Layer And Track (10596mil,9366mil)(10604mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(7520mil,8604.528mil) on Top Layer And Track (7497mil,8522mil)(7497mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C11-2(7520mil,8604.528mil) on Top Layer And Track (7497mil,8629mil)(7543mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-2(7520mil,8604.528mil) on Top Layer And Track (7504mil,8571mil)(7504mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-2(7520mil,8604.528mil) on Top Layer And Track (7536mil,8571mil)(7536mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(7520mil,8604.528mil) on Top Layer And Track (7543mil,8522mil)(7543mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-2(10629.528mil,9350mil) on Top Layer And Track (10547mil,9327mil)(10654mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-2(10629.528mil,9350mil) on Top Layer And Track (10547mil,9373mil)(10654mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-2(10629.528mil,9350mil) on Top Layer And Track (10596mil,9334mil)(10604mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-2(10629.528mil,9350mil) on Top Layer And Track (10596mil,9366mil)(10604mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C1-2(10629.528mil,9350mil) on Top Layer And Track (10654mil,9327mil)(10654mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-2(7720mil,8604.528mil) on Top Layer And Track (7697mil,8522mil)(7697mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C12-2(7720mil,8604.528mil) on Top Layer And Track (7697mil,8629mil)(7743mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-2(7720mil,8604.528mil) on Top Layer And Track (7704mil,8571mil)(7704mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-2(7720mil,8604.528mil) on Top Layer And Track (7736mil,8571mil)(7736mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-2(7720mil,8604.528mil) on Top Layer And Track (7743mil,8522mil)(7743mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(7080mil,8545.472mil) on Top Layer And Track (7057mil,8522mil)(7057mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C13-1(7080mil,8545.472mil) on Top Layer And Track (7057mil,8522mil)(7103mil,8522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(7080mil,8545.472mil) on Top Layer And Track (7064mil,8571mil)(7064mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(7080mil,8545.472mil) on Top Layer And Track (7096mil,8571mil)(7096mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(7080mil,8545.472mil) on Top Layer And Track (7103mil,8522mil)(7103mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-2(7080mil,8604.528mil) on Top Layer And Track (7057mil,8522mil)(7057mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C13-2(7080mil,8604.528mil) on Top Layer And Track (7057mil,8629mil)(7103mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-2(7080mil,8604.528mil) on Top Layer And Track (7064mil,8571mil)(7064mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-2(7080mil,8604.528mil) on Top Layer And Track (7096mil,8571mil)(7096mil,8579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-2(7080mil,8604.528mil) on Top Layer And Track (7103mil,8522mil)(7103mil,8629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Text "BT4" (6684mil,3308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Track (6678mil,3330mil)(6678mil,3376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Track (6678mil,3330mil)(6785mil,3330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Track (6678mil,3376mil)(6785mil,3376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Track (6728mil,3337mil)(6736mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-2(6702.472mil,3353mil) on Top Layer And Track (6728mil,3369mil)(6736mil,3369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Text "BT5" (6684mil,2682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Track (6678mil,2705mil)(6678mil,2751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Track (6678mil,2705mil)(6785mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Track (6678mil,2751mil)(6785mil,2751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Track (6728mil,2712mil)(6736mil,2712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C15-2(6702.472mil,2728mil) on Top Layer And Track (6728mil,2744mil)(6736mil,2744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Text "BT6" (6684mil,2058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Track (6678mil,2080mil)(6785mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Track (6678mil,2126mil)(6785mil,2126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Track (6728mil,2087mil)(6736mil,2087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Track (6728mil,2119mil)(6736mil,2119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C16-1(6761.528mil,2103mil) on Top Layer And Track (6785mil,2080mil)(6785mil,2126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Text "BT6" (6684mil,2058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Track (6678mil,2080mil)(6678mil,2126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Track (6678mil,2080mil)(6785mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Track (6678mil,2126mil)(6785mil,2126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Track (6728mil,2087mil)(6736mil,2087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-2(6702.472mil,2103mil) on Top Layer And Track (6728mil,2119mil)(6736mil,2119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-1(6761.528mil,1483mil) on Top Layer And Track (6678mil,1460mil)(6785mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-1(6761.528mil,1483mil) on Top Layer And Track (6678mil,1506mil)(6785mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C17-1(6761.528mil,1483mil) on Top Layer And Track (6728mil,1467mil)(6736mil,1467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C17-1(6761.528mil,1483mil) on Top Layer And Track (6728mil,1499mil)(6736mil,1499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C17-1(6761.528mil,1483mil) on Top Layer And Track (6785mil,1460mil)(6785mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C17-2(6702.472mil,1483mil) on Top Layer And Track (6678mil,1460mil)(6678mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-2(6702.472mil,1483mil) on Top Layer And Track (6678mil,1460mil)(6785mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-2(6702.472mil,1483mil) on Top Layer And Track (6678mil,1506mil)(6785mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C17-2(6702.472mil,1483mil) on Top Layer And Track (6728mil,1467mil)(6736mil,1467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C17-2(6702.472mil,1483mil) on Top Layer And Track (6728mil,1499mil)(6736mil,1499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C2-1(9580.472mil,9350mil) on Top Layer And Track (9557mil,9327mil)(9557mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(9580.472mil,9350mil) on Top Layer And Track (9557mil,9327mil)(9664mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(9580.472mil,9350mil) on Top Layer And Track (9557mil,9373mil)(9664mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-1(9580.472mil,9350mil) on Top Layer And Track (9606mil,9334mil)(9614mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-1(9580.472mil,9350mil) on Top Layer And Track (9606mil,9366mil)(9614mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-2(9639.528mil,9350mil) on Top Layer And Track (9557mil,9327mil)(9664mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-2(9639.528mil,9350mil) on Top Layer And Track (9557mil,9373mil)(9664mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-2(9639.528mil,9350mil) on Top Layer And Track (9606mil,9334mil)(9614mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-2(9639.528mil,9350mil) on Top Layer And Track (9606mil,9366mil)(9614mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C2-2(9639.528mil,9350mil) on Top Layer And Track (9664mil,9327mil)(9664mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C3-1(9410.472mil,9350mil) on Top Layer And Track (9387mil,9327mil)(9387mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(9410.472mil,9350mil) on Top Layer And Track (9387mil,9327mil)(9494mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(9410.472mil,9350mil) on Top Layer And Track (9387mil,9373mil)(9494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-1(9410.472mil,9350mil) on Top Layer And Track (9436mil,9334mil)(9444mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-1(9410.472mil,9350mil) on Top Layer And Track (9436mil,9366mil)(9444mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(9469.528mil,9350mil) on Top Layer And Track (9387mil,9327mil)(9494mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(9469.528mil,9350mil) on Top Layer And Track (9387mil,9373mil)(9494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-2(9469.528mil,9350mil) on Top Layer And Track (9436mil,9334mil)(9444mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-2(9469.528mil,9350mil) on Top Layer And Track (9436mil,9366mil)(9444mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C3-2(9469.528mil,9350mil) on Top Layer And Track (9494mil,9327mil)(9494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(7819.528mil,9350mil) on Top Layer And Track (7737mil,9327mil)(7844mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(7819.528mil,9350mil) on Top Layer And Track (7737mil,9373mil)(7844mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-2(7819.528mil,9350mil) on Top Layer And Track (7786mil,9334mil)(7794mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-2(7819.528mil,9350mil) on Top Layer And Track (7786mil,9366mil)(7794mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C4-2(7819.528mil,9350mil) on Top Layer And Track (7844mil,9327mil)(7844mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C5-1(7930.472mil,9350mil) on Top Layer And Track (7907mil,9327mil)(7907mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(7930.472mil,9350mil) on Top Layer And Track (7907mil,9327mil)(8014mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(7930.472mil,9350mil) on Top Layer And Track (7907mil,9373mil)(8014mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-1(7930.472mil,9350mil) on Top Layer And Track (7956mil,9334mil)(7964mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-1(7930.472mil,9350mil) on Top Layer And Track (7956mil,9366mil)(7964mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(7989.528mil,9350mil) on Top Layer And Track (7907mil,9327mil)(8014mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(7989.528mil,9350mil) on Top Layer And Track (7907mil,9373mil)(8014mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-2(7989.528mil,9350mil) on Top Layer And Track (7956mil,9334mil)(7964mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-2(7989.528mil,9350mil) on Top Layer And Track (7956mil,9366mil)(7964mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C5-2(7989.528mil,9350mil) on Top Layer And Track (8014mil,9327mil)(8014mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C6-1(8100.472mil,9350mil) on Top Layer And Track (8077mil,9327mil)(8077mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(8100.472mil,9350mil) on Top Layer And Track (8077mil,9327mil)(8184mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(8100.472mil,9350mil) on Top Layer And Track (8077mil,9373mil)(8184mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-1(8100.472mil,9350mil) on Top Layer And Track (8126mil,9334mil)(8134mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-1(8100.472mil,9350mil) on Top Layer And Track (8126mil,9366mil)(8134mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-2(8159.528mil,9350mil) on Top Layer And Track (8077mil,9327mil)(8184mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-2(8159.528mil,9350mil) on Top Layer And Track (8077mil,9373mil)(8184mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-2(8159.528mil,9350mil) on Top Layer And Track (8126mil,9334mil)(8134mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-2(8159.528mil,9350mil) on Top Layer And Track (8126mil,9366mil)(8134mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C6-2(8159.528mil,9350mil) on Top Layer And Track (8184mil,9327mil)(8184mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C7-1(8270.472mil,9350mil) on Top Layer And Track (8247mil,9327mil)(8247mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-1(8270.472mil,9350mil) on Top Layer And Track (8247mil,9327mil)(8354mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-1(8270.472mil,9350mil) on Top Layer And Track (8247mil,9373mil)(8354mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-1(8270.472mil,9350mil) on Top Layer And Track (8296mil,9334mil)(8304mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-1(8270.472mil,9350mil) on Top Layer And Track (8296mil,9366mil)(8304mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-2(8329.528mil,9350mil) on Top Layer And Track (8247mil,9327mil)(8354mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-2(8329.528mil,9350mil) on Top Layer And Track (8247mil,9373mil)(8354mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-2(8329.528mil,9350mil) on Top Layer And Track (8296mil,9334mil)(8304mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-2(8329.528mil,9350mil) on Top Layer And Track (8296mil,9366mil)(8304mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C7-2(8329.528mil,9350mil) on Top Layer And Track (8354mil,9327mil)(8354mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C8-1(8440.472mil,9350mil) on Top Layer And Track (8417mil,9327mil)(8417mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-1(8440.472mil,9350mil) on Top Layer And Track (8417mil,9327mil)(8524mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-1(8440.472mil,9350mil) on Top Layer And Track (8417mil,9373mil)(8524mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-1(8440.472mil,9350mil) on Top Layer And Track (8466mil,9334mil)(8474mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-1(8440.472mil,9350mil) on Top Layer And Track (8466mil,9366mil)(8474mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(8499.528mil,9350mil) on Top Layer And Track (8417mil,9327mil)(8524mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(8499.528mil,9350mil) on Top Layer And Track (8417mil,9373mil)(8524mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(8499.528mil,9350mil) on Top Layer And Track (8466mil,9334mil)(8474mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(8499.528mil,9350mil) on Top Layer And Track (8466mil,9366mil)(8474mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C8-2(8499.528mil,9350mil) on Top Layer And Track (8524mil,9327mil)(8524mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C9-1(7080.472mil,6700mil) on Top Layer And Track (7057mil,6677mil)(7057mil,6723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(7080.472mil,6700mil) on Top Layer And Track (7057mil,6677mil)(7164mil,6677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(7080.472mil,6700mil) on Top Layer And Track (7057mil,6723mil)(7164mil,6723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(7080.472mil,6700mil) on Top Layer And Track (7106mil,6684mil)(7114mil,6684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(7080.472mil,6700mil) on Top Layer And Track (7106mil,6716mil)(7114mil,6716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(9330mil,4971.26mil) on Top Layer And Track (9330mil,5030.315mil)(9330mil,5038.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9265mil,5190mil)(9320mil,5190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9310.315mil,5065.748mil)(9349.685mil,5065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9314.252mil,5038.189mil)(9330mil,5065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9320mil,5190mil)(9320mil,5197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9330mil,5065.748mil)(9330mil,5069.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9330mil,5065.748mil)(9349.685mil,5038.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9340mil,5190mil)(9340mil,5197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(9330mil,5128.74mil) on Top Layer And Track (9340mil,5190mil)(9395mil,5190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-1(7925mil,4971.26mil) on Top Layer And Track (7925mil,5030.315mil)(7925mil,5038.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7860mil,5190mil)(7915mil,5190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7905.315mil,5065.748mil)(7944.685mil,5065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7909.252mil,5038.189mil)(7925mil,5065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7915mil,5190mil)(7915mil,5197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7925mil,5065.748mil)(7925mil,5069.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7925mil,5065.748mil)(7944.685mil,5038.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7935mil,5190mil)(7935mil,5197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(7925mil,5128.74mil) on Top Layer And Track (7935mil,5190mil)(7990mil,5190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JACK DC1-3(8280mil,8480mil) on Multi-Layer And Track (8260mil,8030mil)(8260mil,8575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.952mil < 10mil) Between Pad L1-1(7620mil,1105mil) on Top Layer And Track (7060mil,1070mil)(8950mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(7620mil,1105mil) on Top Layer And Track (7620mil,1070mil)(7620mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(7620mil,1105mil) on Top Layer And Track (7620mil,1070mil)(7710mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(7620mil,1105mil) on Top Layer And Track (7620mil,1135mil)(7620mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(7620mil,1105mil) on Top Layer And Track (7620mil,1140mil)(7710mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.714mil < 10mil) Between Pad L1-2(7710mil,1105mil) on Top Layer And Track (7060mil,1070mil)(8950mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.714mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(7710mil,1105mil) on Top Layer And Track (7620mil,1070mil)(7710mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(7710mil,1105mil) on Top Layer And Track (7620mil,1140mil)(7710mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(7710mil,1105mil) on Top Layer And Track (7710mil,1070mil)(7710mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(7710mil,1105mil) on Top Layer And Track (7710mil,1135mil)(7710mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.931mil < 10mil) Between Pad L2-1(7250mil,1105mil) on Top Layer And Track (7060mil,1070mil)(8950mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(7250mil,1105mil) on Top Layer And Track (7250mil,1070mil)(7250mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(7250mil,1105mil) on Top Layer And Track (7250mil,1070mil)(7340mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(7250mil,1105mil) on Top Layer And Track (7250mil,1135mil)(7250mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(7250mil,1105mil) on Top Layer And Track (7250mil,1140mil)(7340mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad L2-2(7340mil,1105mil) on Top Layer And Track (7060mil,1070mil)(8950mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(7340mil,1105mil) on Top Layer And Track (7250mil,1070mil)(7340mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(7340mil,1105mil) on Top Layer And Track (7250mil,1140mil)(7340mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(7340mil,1105mil) on Top Layer And Track (7340mil,1070mil)(7340mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(7340mil,1105mil) on Top Layer And Track (7340mil,1135mil)(7340mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.486mil < 10mil) Between Pad MD1-1(7190mil,7705mil) on Multi-Layer And Track (7139mil,7654mil)(7540mil,7654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.486mil < 10mil) Between Pad MD1-2(7289mil,7705mil) on Multi-Layer And Track (7139mil,7654mil)(7540mil,7654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.486mil < 10mil) Between Pad MD1-3(7388mil,7705mil) on Multi-Layer And Track (7139mil,7654mil)(7540mil,7654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.486mil < 10mil) Between Pad MD1-4(7489mil,7705mil) on Multi-Layer And Track (7139mil,7654mil)(7540mil,7654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.486mil < 10mil) Between Pad MD1-5(7190mil,7805mil) on Multi-Layer And Track (7139mil,7854mil)(7540mil,7854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.486mil < 10mil) Between Pad MD1-6(7290mil,7805mil) on Multi-Layer And Track (7139mil,7854mil)(7540mil,7854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.486mil < 10mil) Between Pad MD1-7(7389.5mil,7805mil) on Multi-Layer And Track (7139mil,7854mil)(7540mil,7854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.486mil < 10mil) Between Pad MD1-8(7490mil,7805mil) on Multi-Layer And Track (7139mil,7854mil)(7540mil,7854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R10-1(16460.472mil,3810mil) on Top Layer And Track (16437mil,3787mil)(16437mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-1(16460.472mil,3810mil) on Top Layer And Track (16437mil,3787mil)(16544mil,3787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-1(16460.472mil,3810mil) on Top Layer And Track (16437mil,3833mil)(16544mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-1(16460.472mil,3810mil) on Top Layer And Track (16486mil,3794mil)(16494mil,3794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-1(16460.472mil,3810mil) on Top Layer And Track (16486mil,3826mil)(16494mil,3826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-2(16519.528mil,3810mil) on Top Layer And Track (16437mil,3787mil)(16544mil,3787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-2(16519.528mil,3810mil) on Top Layer And Track (16437mil,3833mil)(16544mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-2(16519.528mil,3810mil) on Top Layer And Track (16486mil,3794mil)(16494mil,3794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-2(16519.528mil,3810mil) on Top Layer And Track (16486mil,3826mil)(16494mil,3826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R10-2(16519.528mil,3810mil) on Top Layer And Track (16544mil,3787mil)(16544mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R1-1(10410.472mil,9350mil) on Top Layer And Track (10387mil,9327mil)(10387mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(10410.472mil,9350mil) on Top Layer And Track (10387mil,9327mil)(10494mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(10410.472mil,9350mil) on Top Layer And Track (10387mil,9373mil)(10494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(10410.472mil,9350mil) on Top Layer And Track (10436mil,9334mil)(10444mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(10410.472mil,9350mil) on Top Layer And Track (10436mil,9366mil)(10444mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R11-1(16630.472mil,3810mil) on Top Layer And Track (16607mil,3787mil)(16607mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(16630.472mil,3810mil) on Top Layer And Track (16607mil,3787mil)(16714mil,3787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(16630.472mil,3810mil) on Top Layer And Track (16607mil,3833mil)(16714mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(16630.472mil,3810mil) on Top Layer And Track (16656mil,3794mil)(16664mil,3794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(16630.472mil,3810mil) on Top Layer And Track (16656mil,3826mil)(16664mil,3826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(10469.528mil,9350mil) on Top Layer And Track (10387mil,9327mil)(10494mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(10469.528mil,9350mil) on Top Layer And Track (10387mil,9373mil)(10494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(10469.528mil,9350mil) on Top Layer And Track (10436mil,9334mil)(10444mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(10469.528mil,9350mil) on Top Layer And Track (10436mil,9366mil)(10444mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R1-2(10469.528mil,9350mil) on Top Layer And Track (10494mil,9327mil)(10494mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(16800mil,3745.472mil) on Top Layer And Track (16777mil,3722mil)(16777mil,3829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R12-1(16800mil,3745.472mil) on Top Layer And Track (16777mil,3722mil)(16823mil,3722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(16800mil,3745.472mil) on Top Layer And Track (16784mil,3771mil)(16784mil,3779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(16800mil,3745.472mil) on Top Layer And Track (16816mil,3771mil)(16816mil,3779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(16800mil,3745.472mil) on Top Layer And Track (16823mil,3722mil)(16823mil,3829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-1(17020mil,3745.472mil) on Top Layer And Track (16997mil,3722mil)(16997mil,3829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R13-1(17020mil,3745.472mil) on Top Layer And Track (16997mil,3722mil)(17043mil,3722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(17020mil,3745.472mil) on Top Layer And Track (17004mil,3771mil)(17004mil,3779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(17020mil,3745.472mil) on Top Layer And Track (17036mil,3771mil)(17036mil,3779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-1(17020mil,3745.472mil) on Top Layer And Track (17043mil,3722mil)(17043mil,3829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R14-1(15595mil,3675.945mil) on Top Layer And Track (15556mil,3639mil)(15556mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R14-1(15595mil,3675.945mil) on Top Layer And Track (15556mil,3639mil)(15634mil,3639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R14-1(15595mil,3675.945mil) on Top Layer And Track (15634mil,3639mil)(15634mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R14-2(15595mil,3794.055mil) on Top Layer And Track (15556mil,3639mil)(15556mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R14-2(15595mil,3794.055mil) on Top Layer And Track (15556mil,3831mil)(15603mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R14-2(15595mil,3794.055mil) on Top Layer And Track (15603mil,3831mil)(15634mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R14-2(15595mil,3794.055mil) on Top Layer And Track (15634mil,3639mil)(15634mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R15-1(15815mil,3675.945mil) on Top Layer And Track (15776mil,3639mil)(15776mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R15-1(15815mil,3675.945mil) on Top Layer And Track (15776mil,3639mil)(15854mil,3639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R15-1(15815mil,3675.945mil) on Top Layer And Track (15854mil,3639mil)(15854mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R15-2(15815mil,3794.055mil) on Top Layer And Track (15776mil,3639mil)(15776mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R15-2(15815mil,3794.055mil) on Top Layer And Track (15776mil,3831mil)(15823mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R15-2(15815mil,3794.055mil) on Top Layer And Track (15823mil,3831mil)(15854mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R15-2(15815mil,3794.055mil) on Top Layer And Track (15854mil,3639mil)(15854mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R16-1(16035mil,3675.945mil) on Top Layer And Track (15996mil,3639mil)(15996mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R16-1(16035mil,3675.945mil) on Top Layer And Track (15996mil,3639mil)(16074mil,3639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R16-1(16035mil,3675.945mil) on Top Layer And Track (16074mil,3639mil)(16074mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R16-2(16035mil,3794.055mil) on Top Layer And Track (15996mil,3639mil)(15996mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R16-2(16035mil,3794.055mil) on Top Layer And Track (15996mil,3831mil)(16043mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R16-2(16035mil,3794.055mil) on Top Layer And Track (16043mil,3831mil)(16074mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R16-2(16035mil,3794.055mil) on Top Layer And Track (16074mil,3639mil)(16074mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R17-1(16255mil,3675.945mil) on Top Layer And Track (16216mil,3639mil)(16216mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R17-1(16255mil,3675.945mil) on Top Layer And Track (16216mil,3639mil)(16294mil,3639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R17-1(16255mil,3675.945mil) on Top Layer And Track (16294mil,3639mil)(16294mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R17-2(16255mil,3794.055mil) on Top Layer And Track (16216mil,3639mil)(16216mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R17-2(16255mil,3794.055mil) on Top Layer And Track (16216mil,3831mil)(16263mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad R17-2(16255mil,3794.055mil) on Top Layer And Track (16263mil,3831mil)(16294mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.567mil < 10mil) Between Pad R17-2(16255mil,3794.055mil) on Top Layer And Track (16294mil,3639mil)(16294mil,3831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R18-1(8410mil,6635.472mil) on Top Layer And Track (8387mil,6612mil)(8387mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R18-1(8410mil,6635.472mil) on Top Layer And Track (8387mil,6612mil)(8433mil,6612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R18-1(8410mil,6635.472mil) on Top Layer And Track (8394mil,6661mil)(8394mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R18-1(8410mil,6635.472mil) on Top Layer And Track (8426mil,6661mil)(8426mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R18-1(8410mil,6635.472mil) on Top Layer And Track (8433mil,6612mil)(8433mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R18-2(8410mil,6694.528mil) on Top Layer And Track (8387mil,6612mil)(8387mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R18-2(8410mil,6694.528mil) on Top Layer And Track (8387mil,6719mil)(8433mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R18-2(8410mil,6694.528mil) on Top Layer And Track (8394mil,6661mil)(8394mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R18-2(8410mil,6694.528mil) on Top Layer And Track (8426mil,6661mil)(8426mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R18-2(8410mil,6694.528mil) on Top Layer And Track (8433mil,6612mil)(8433mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R19-1(8630mil,6635.472mil) on Top Layer And Track (8607mil,6612mil)(8607mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R19-1(8630mil,6635.472mil) on Top Layer And Track (8607mil,6612mil)(8653mil,6612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R19-1(8630mil,6635.472mil) on Top Layer And Track (8614mil,6661mil)(8614mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R19-1(8630mil,6635.472mil) on Top Layer And Track (8646mil,6661mil)(8646mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R19-1(8630mil,6635.472mil) on Top Layer And Track (8653mil,6612mil)(8653mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R19-2(8630mil,6694.528mil) on Top Layer And Track (8607mil,6612mil)(8607mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R19-2(8630mil,6694.528mil) on Top Layer And Track (8607mil,6719mil)(8653mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R19-2(8630mil,6694.528mil) on Top Layer And Track (8614mil,6661mil)(8614mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R19-2(8630mil,6694.528mil) on Top Layer And Track (8646mil,6661mil)(8646mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R19-2(8630mil,6694.528mil) on Top Layer And Track (8653mil,6612mil)(8653mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R20-1(8850mil,6635.472mil) on Top Layer And Track (8827mil,6612mil)(8827mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R20-1(8850mil,6635.472mil) on Top Layer And Track (8827mil,6612mil)(8873mil,6612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R20-1(8850mil,6635.472mil) on Top Layer And Track (8834mil,6661mil)(8834mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R20-1(8850mil,6635.472mil) on Top Layer And Track (8866mil,6661mil)(8866mil,6669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R20-1(8850mil,6635.472mil) on Top Layer And Track (8873mil,6612mil)(8873mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R20-2(8850mil,6694.528mil) on Top Layer And Track (8873mil,6612mil)(8873mil,6719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R2-1(7445.472mil,1120mil) on Top Layer And Track (7422mil,1097mil)(7422mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-1(7445.472mil,1120mil) on Top Layer And Track (7422mil,1097mil)(7529mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-1(7445.472mil,1120mil) on Top Layer And Track (7422mil,1143mil)(7529mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-1(7445.472mil,1120mil) on Top Layer And Track (7471mil,1104mil)(7479mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-1(7445.472mil,1120mil) on Top Layer And Track (7471mil,1136mil)(7479mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R21-1(7415mil,5685.472mil) on Top Layer And Track (7392mil,5662mil)(7392mil,5769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R21-1(7415mil,5685.472mil) on Top Layer And Track (7392mil,5662mil)(7438mil,5662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R21-1(7415mil,5685.472mil) on Top Layer And Track (7399mil,5711mil)(7399mil,5719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R21-1(7415mil,5685.472mil) on Top Layer And Track (7431mil,5711mil)(7431mil,5719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R21-1(7415mil,5685.472mil) on Top Layer And Track (7438mil,5662mil)(7438mil,5769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R21-2(7415mil,5744.528mil) on Top Layer And Track (7392mil,5662mil)(7392mil,5769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R21-2(7415mil,5744.528mil) on Top Layer And Track (7392mil,5769mil)(7438mil,5769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R21-2(7415mil,5744.528mil) on Top Layer And Track (7399mil,5711mil)(7399mil,5719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R21-2(7415mil,5744.528mil) on Top Layer And Track (7431mil,5711mil)(7431mil,5719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R21-2(7415mil,5744.528mil) on Top Layer And Track (7438mil,5662mil)(7438mil,5769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(7504.528mil,1120mil) on Top Layer And Track (7422mil,1097mil)(7529mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(7504.528mil,1120mil) on Top Layer And Track (7422mil,1143mil)(7529mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(7504.528mil,1120mil) on Top Layer And Track (7471mil,1104mil)(7479mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(7504.528mil,1120mil) on Top Layer And Track (7471mil,1136mil)(7479mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R2-2(7504.528mil,1120mil) on Top Layer And Track (7529mil,1097mil)(7529mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R22-1(7080mil,9605.472mil) on Top Layer And Track (7057mil,9582mil)(7057mil,9689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R22-1(7080mil,9605.472mil) on Top Layer And Track (7057mil,9582mil)(7103mil,9582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R22-1(7080mil,9605.472mil) on Top Layer And Track (7064mil,9631mil)(7064mil,9639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R22-1(7080mil,9605.472mil) on Top Layer And Track (7096mil,9631mil)(7096mil,9639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R22-1(7080mil,9605.472mil) on Top Layer And Track (7103mil,9582mil)(7103mil,9689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R22-2(7080mil,9664.528mil) on Top Layer And Track (7057mil,9582mil)(7057mil,9689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R22-2(7080mil,9664.528mil) on Top Layer And Track (7057mil,9689mil)(7103mil,9689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R22-2(7080mil,9664.528mil) on Top Layer And Track (7064mil,9631mil)(7064mil,9639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R22-2(7080mil,9664.528mil) on Top Layer And Track (7096mil,9631mil)(7096mil,9639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R22-2(7080mil,9664.528mil) on Top Layer And Track (7103mil,9582mil)(7103mil,9689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R23-1(7930mil,7775.472mil) on Top Layer And Track (7907mil,7752mil)(7907mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R23-1(7930mil,7775.472mil) on Top Layer And Track (7907mil,7752mil)(7953mil,7752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R23-1(7930mil,7775.472mil) on Top Layer And Track (7914mil,7801mil)(7914mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R23-1(7930mil,7775.472mil) on Top Layer And Track (7946mil,7801mil)(7946mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R23-1(7930mil,7775.472mil) on Top Layer And Track (7953mil,7752mil)(7953mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-1(7700mil,7775.472mil) on Top Layer And Track (7677mil,7752mil)(7677mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R24-1(7700mil,7775.472mil) on Top Layer And Track (7677mil,7752mil)(7723mil,7752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-1(7700mil,7775.472mil) on Top Layer And Track (7684mil,7801mil)(7684mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-1(7700mil,7775.472mil) on Top Layer And Track (7716mil,7801mil)(7716mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-1(7700mil,7775.472mil) on Top Layer And Track (7723mil,7752mil)(7723mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-2(7700mil,7834.528mil) on Top Layer And Track (7677mil,7752mil)(7677mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R24-2(7700mil,7834.528mil) on Top Layer And Track (7677mil,7859mil)(7723mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-2(7700mil,7834.528mil) on Top Layer And Track (7684mil,7801mil)(7684mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-2(7700mil,7834.528mil) on Top Layer And Track (7716mil,7801mil)(7716mil,7809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-2(7700mil,7834.528mil) on Top Layer And Track (7723mil,7752mil)(7723mil,7859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-1(7650mil,5115.472mil) on Top Layer And Track (7627mil,5092mil)(7627mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R25-1(7650mil,5115.472mil) on Top Layer And Track (7627mil,5092mil)(7673mil,5092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-1(7650mil,5115.472mil) on Top Layer And Track (7634mil,5141mil)(7634mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-1(7650mil,5115.472mil) on Top Layer And Track (7666mil,5141mil)(7666mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-1(7650mil,5115.472mil) on Top Layer And Track (7673mil,5092mil)(7673mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-2(7650mil,5174.528mil) on Top Layer And Track (7627mil,5092mil)(7627mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R25-2(7650mil,5174.528mil) on Top Layer And Track (7627mil,5199mil)(7673mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-2(7650mil,5174.528mil) on Top Layer And Track (7634mil,5141mil)(7634mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-2(7650mil,5174.528mil) on Top Layer And Track (7666mil,5141mil)(7666mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-2(7650mil,5174.528mil) on Top Layer And Track (7673mil,5092mil)(7673mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R26-1(7250mil,5115.472mil) on Top Layer And Track (7227mil,5092mil)(7227mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R26-1(7250mil,5115.472mil) on Top Layer And Track (7227mil,5092mil)(7273mil,5092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R26-1(7250mil,5115.472mil) on Top Layer And Track (7234mil,5141mil)(7234mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R26-1(7250mil,5115.472mil) on Top Layer And Track (7266mil,5141mil)(7266mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R26-1(7250mil,5115.472mil) on Top Layer And Track (7273mil,5092mil)(7273mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R26-2(7250mil,5174.528mil) on Top Layer And Track (7227mil,5092mil)(7227mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R26-2(7250mil,5174.528mil) on Top Layer And Track (7227mil,5199mil)(7273mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R26-2(7250mil,5174.528mil) on Top Layer And Track (7234mil,5141mil)(7234mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R26-2(7250mil,5174.528mil) on Top Layer And Track (7266mil,5141mil)(7266mil,5149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R26-2(7250mil,5174.528mil) on Top Layer And Track (7273mil,5092mil)(7273mil,5199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7055mil,3825mil)(7060mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7057mil,1097mil)(7057mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7057mil,1097mil)(7164mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7057mil,1143mil)(7164mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7106mil,1104mil)(7114mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(7080.472mil,1120mil) on Top Layer And Track (7106mil,1136mil)(7114mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(7139.528mil,1120mil) on Top Layer And Track (7057mil,1097mil)(7164mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(7139.528mil,1120mil) on Top Layer And Track (7057mil,1143mil)(7164mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(7139.528mil,1120mil) on Top Layer And Track (7106mil,1104mil)(7114mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(7139.528mil,1120mil) on Top Layer And Track (7106mil,1136mil)(7114mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R3-2(7139.528mil,1120mil) on Top Layer And Track (7164mil,1097mil)(7164mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R4-1(8780.472mil,9350mil) on Top Layer And Track (8757mil,9327mil)(8757mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(8780.472mil,9350mil) on Top Layer And Track (8757mil,9327mil)(8864mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(8780.472mil,9350mil) on Top Layer And Track (8757mil,9373mil)(8864mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(8780.472mil,9350mil) on Top Layer And Track (8806mil,9334mil)(8814mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(8780.472mil,9350mil) on Top Layer And Track (8806mil,9366mil)(8814mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-2(8839.528mil,9350mil) on Top Layer And Track (8757mil,9327mil)(8864mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-2(8839.528mil,9350mil) on Top Layer And Track (8757mil,9373mil)(8864mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-2(8839.528mil,9350mil) on Top Layer And Track (8806mil,9334mil)(8814mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-2(8839.528mil,9350mil) on Top Layer And Track (8806mil,9366mil)(8814mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R4-2(8839.528mil,9350mil) on Top Layer And Track (8864mil,9327mil)(8864mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R5-1(8610.472mil,9350mil) on Top Layer And Track (8587mil,9327mil)(8587mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(8610.472mil,9350mil) on Top Layer And Track (8587mil,9327mil)(8694mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(8610.472mil,9350mil) on Top Layer And Track (8587mil,9373mil)(8694mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(8610.472mil,9350mil) on Top Layer And Track (8636mil,9334mil)(8644mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(8610.472mil,9350mil) on Top Layer And Track (8636mil,9366mil)(8644mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(8669.528mil,9350mil) on Top Layer And Track (8587mil,9327mil)(8694mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(8669.528mil,9350mil) on Top Layer And Track (8587mil,9373mil)(8694mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(8669.528mil,9350mil) on Top Layer And Track (8636mil,9334mil)(8644mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(8669.528mil,9350mil) on Top Layer And Track (8636mil,9366mil)(8644mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R5-2(8669.528mil,9350mil) on Top Layer And Track (8694mil,9327mil)(8694mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R6-1(7080.472mil,9350mil) on Top Layer And Track (7057mil,9327mil)(7057mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(7080.472mil,9350mil) on Top Layer And Track (7057mil,9327mil)(7164mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(7080.472mil,9350mil) on Top Layer And Track (7057mil,9373mil)(7164mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(7080.472mil,9350mil) on Top Layer And Track (7106mil,9334mil)(7114mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(7080.472mil,9350mil) on Top Layer And Track (7106mil,9366mil)(7114mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(7139.528mil,9350mil) on Top Layer And Track (7057mil,9327mil)(7164mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(7139.528mil,9350mil) on Top Layer And Track (7057mil,9373mil)(7164mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(7139.528mil,9350mil) on Top Layer And Track (7106mil,9334mil)(7114mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(7139.528mil,9350mil) on Top Layer And Track (7106mil,9366mil)(7114mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R6-2(7139.528mil,9350mil) on Top Layer And Track (7164mil,9327mil)(7164mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R7-1(7250.472mil,9350mil) on Top Layer And Track (7227mil,9327mil)(7227mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(7250.472mil,9350mil) on Top Layer And Track (7227mil,9327mil)(7334mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(7250.472mil,9350mil) on Top Layer And Track (7227mil,9373mil)(7334mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(7250.472mil,9350mil) on Top Layer And Track (7276mil,9334mil)(7284mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(7250.472mil,9350mil) on Top Layer And Track (7276mil,9366mil)(7284mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(7309.528mil,9350mil) on Top Layer And Track (7227mil,9327mil)(7334mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(7309.528mil,9350mil) on Top Layer And Track (7227mil,9373mil)(7334mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(7309.528mil,9350mil) on Top Layer And Track (7276mil,9334mil)(7284mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(7309.528mil,9350mil) on Top Layer And Track (7276mil,9366mil)(7284mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R7-2(7309.528mil,9350mil) on Top Layer And Track (7334mil,9327mil)(7334mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R8-1(7420.472mil,9350mil) on Top Layer And Track (7397mil,9327mil)(7397mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(7420.472mil,9350mil) on Top Layer And Track (7397mil,9327mil)(7504mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(7420.472mil,9350mil) on Top Layer And Track (7397mil,9373mil)(7504mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(7420.472mil,9350mil) on Top Layer And Track (7446mil,9334mil)(7454mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(7420.472mil,9350mil) on Top Layer And Track (7446mil,9366mil)(7454mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(7479.528mil,9350mil) on Top Layer And Track (7397mil,9327mil)(7504mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(7479.528mil,9350mil) on Top Layer And Track (7397mil,9373mil)(7504mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(7479.528mil,9350mil) on Top Layer And Track (7446mil,9334mil)(7454mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(7479.528mil,9350mil) on Top Layer And Track (7446mil,9366mil)(7454mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R8-2(7479.528mil,9350mil) on Top Layer And Track (7504mil,9327mil)(7504mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R9-1(7590.472mil,9350mil) on Top Layer And Track (7567mil,9327mil)(7567mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(7590.472mil,9350mil) on Top Layer And Track (7567mil,9327mil)(7674mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(7590.472mil,9350mil) on Top Layer And Track (7567mil,9373mil)(7674mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(7590.472mil,9350mil) on Top Layer And Track (7616mil,9334mil)(7624mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(7590.472mil,9350mil) on Top Layer And Track (7616mil,9366mil)(7624mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(7649.528mil,9350mil) on Top Layer And Track (7567mil,9327mil)(7674mil,9327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(7649.528mil,9350mil) on Top Layer And Track (7567mil,9373mil)(7674mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(7649.528mil,9350mil) on Top Layer And Track (7616mil,9334mil)(7624mil,9334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(7649.528mil,9350mil) on Top Layer And Track (7616mil,9366mil)(7624mil,9366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R9-2(7649.528mil,9350mil) on Top Layer And Track (7674mil,9327mil)(7674mil,9373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-1(8900mil,4500mil) on Multi-Layer And Track (8590mil,4436.6mil)(9210.6mil,4436.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-1(8900mil,4500mil) on Multi-Layer And Track (8899.879mil,4534.971mil)(8899.879mil,4739.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad RL1-2(8663.78mil,5059.055mil) on Multi-Layer And Track (8729.18mil,5035.595mil)(8805.18mil,5035.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.328mil < 10mil) Between Pad RL1-3(9143.78mil,5059.055mil) on Multi-Layer And Track (9015.18mil,5035.595mil)(9081.18mil,5035.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.293mil < 10mil) Between Pad RL1-3(9143.78mil,5059.055mil) on Multi-Layer And Track (9210.6mil,4436.6mil)(9210.6mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.665mil < 10mil) Between Pad RL1-4(9136.22mil,4578.74mil) on Multi-Layer And Track (8958.879mil,4563.221mil)(9071.879mil,4563.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.242mil < 10mil) Between Pad RL1-5(8663.78mil,4578.74mil) on Multi-Layer And Track (8726.879mil,4564.221mil)(8840.879mil,4564.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(8485.039mil,8214.331mil) on Top Layer And Track (8464.764mil,8253.701mil)(8464.764mil,8300.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(8485.039mil,8214.331mil) on Top Layer And Track (8504.134mil,8253.701mil)(8504.134mil,8300.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.336mil < 10mil) Between Pad U3-2(8575mil,8505.669mil) on Top Layer And Track (8437.205mil,8537.165mil)(8456.89mil,8537.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.336mil < 10mil) Between Pad U3-2(8575mil,8505.669mil) on Top Layer And Track (8693.11mil,8537.165mil)(8712.795mil,8537.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(8664.961mil,8214.331mil) on Top Layer And Track (8645.866mil,8253.701mil)(8645.866mil,8300.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(8664.961mil,8214.331mil) on Top Layer And Track (8685.236mil,8253.701mil)(8685.236mil,8300.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :455

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6678mil,3330mil)(6678mil,3376mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6678mil,3330mil)(6785mil,3330mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6678mil,3376mil)(6785mil,3376mil) on Top Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (2.206mil < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6728mil,3337mil)(6736mil,3337mil) on Top Overlay Silk Text to Silk Clearance [2.206mil]
   Violation between Silk To Silk Clearance Constraint: (1.045mil < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6728mil,3369mil)(6736mil,3369mil) on Top Overlay Silk Text to Silk Clearance [1.045mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT4" (6684mil,3308mil) on Top Overlay And Track (6785mil,3330mil)(6785mil,3376mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6678mil,2705mil)(6678mil,2751mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6678mil,2705mil)(6785mil,2705mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.019mil < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6678mil,2751mil)(6785mil,2751mil) on Top Overlay Silk Text to Silk Clearance [2.019mil]
   Violation between Silk To Silk Clearance Constraint: (2.899mil < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6728mil,2712mil)(6736mil,2712mil) on Top Overlay Silk Text to Silk Clearance [2.9mil]
   Violation between Silk To Silk Clearance Constraint: (1.232mil < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6728mil,2744mil)(6736mil,2744mil) on Top Overlay Silk Text to Silk Clearance [1.232mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT5" (6684mil,2682mil) on Top Overlay And Track (6785mil,2705mil)(6785mil,2751mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6678mil,2080mil)(6678mil,2126mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6678mil,2080mil)(6785mil,2080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6678mil,2126mil)(6785mil,2126mil) on Top Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (2.206mil < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6728mil,2087mil)(6736mil,2087mil) on Top Overlay Silk Text to Silk Clearance [2.206mil]
   Violation between Silk To Silk Clearance Constraint: (1.045mil < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6728mil,2119mil)(6736mil,2119mil) on Top Overlay Silk Text to Silk Clearance [1.045mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT6" (6684mil,2058mil) on Top Overlay And Track (6785mil,2080mil)(6785mil,2126mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (7064.5mil,1174.5mil) on Top Overlay And Track (7055mil,3825mil)(7060mil,1070mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :19

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room ESP8266_Module (Bounding Region = (7045mil, 6880mil, 8070mil, 7970mil) (InComponentClass('ESP8266_Module'))
   Violation between Room Definition: Between Room ESP8266_Module (Bounding Region = (7045mil, 6880mil, 8070mil, 7970mil) (InComponentClass('ESP8266_Module')) And SMT Small Component R25-100R (7650mil,5145mil) on Top Layer 
   Violation between Room Definition: Between Room ESP8266_Module (Bounding Region = (7045mil, 6880mil, 8070mil, 7970mil) (InComponentClass('ESP8266_Module')) And SMT Small Component R26-100R (7250mil,5145mil) on Top Layer 
Rule Violations :2

Processing Rule : Room POWER_12_5_33 (Bounding Region = (7045mil, 8020mil, 9070mil, 8740mil) (InComponentClass('POWER_12_5_33'))
Rule Violations :0

Processing Rule : Room STM32F103xx_LQFP48 (Bounding Region = (7045mil, 8790mil, 11135mil, 9480mil) (InComponentClass('STM32F103xx_LQFP48'))
   Violation between Room Definition: Between DIP Component L3-LED 7 Thanh (7960mil,2300mil) on Top Layer And Room STM32F103xx_LQFP48 (Bounding Region = (7045mil, 8790mil, 11135mil, 9480mil) (InComponentClass('STM32F103xx_LQFP48')) 
   Violation between Room Definition: Between DIP Component L6-LED 7 Thanh (13825mil,2300mil) on Top Layer And Room STM32F103xx_LQFP48 (Bounding Region = (7045mil, 8790mil, 11135mil, 9480mil) (InComponentClass('STM32F103xx_LQFP48')) 
   Violation between Room Definition: Between Room STM32F103xx_LQFP48 (Bounding Region = (7045mil, 8790mil, 11135mil, 9480mil) (InComponentClass('STM32F103xx_LQFP48')) And SMT Small Component R12-330R (16800mil,3775mil) on Top Layer 
   Violation between Room Definition: Between Room STM32F103xx_LQFP48 (Bounding Region = (7045mil, 8790mil, 11135mil, 9480mil) (InComponentClass('STM32F103xx_LQFP48')) And SMT Small Component R13-330R (17020mil,3775mil) on Top Layer 
Rule Violations :4

Processing Rule : Room TSOP1838 (Bounding Region = (7045mil, 9530mil, 7570mil, 9800mil) (InComponentClass('TSOP1838'))
   Violation between Room Definition: Between Room TSOP1838 (Bounding Region = (7045mil, 9530mil, 7570mil, 9800mil) (InComponentClass('TSOP1838')) And SMT Small Component R26-100R (7250mil,5145mil) on Top Layer 
Rule Violations :1

Processing Rule : Room DS3231 (Bounding Region = (7045mil, 5930mil, 9000mil, 6830mil) (InComponentClass('DS3231'))
Rule Violations :0

Processing Rule : Room BUTTONS (Bounding Region = (6567mil, 1448mil, 6952mil, 3908mil) (InComponentClass('BUTTONS'))
Rule Violations :0

Processing Rule : Room 4_LEDS_SEGMENT (Bounding Region = (7045mil, 1060mil, 17150mil, 3940mil) (InComponentClass('4_LEDS_SEGMENT'))
   Violation between Room Definition: Between Room 4_LEDS_SEGMENT (Bounding Region = (7045mil, 1060mil, 17150mil, 3940mil) (InComponentClass('4_LEDS_SEGMENT')) And SMT Small Component R19-10k (8630mil,6665mil) on Top Layer 
   Violation between Room Definition: Between Room 4_LEDS_SEGMENT (Bounding Region = (7045mil, 1060mil, 17150mil, 3940mil) (InComponentClass('4_LEDS_SEGMENT')) And SMT Small Component R20-10k (8850mil,6665mil) on Top Layer 
Rule Violations :2

Processing Rule : Room DHT11 (Bounding Region = (7045mil, 5360mil, 7565mil, 5880mil) (InComponentClass('DHT11'))
   Violation between Room Definition: Between Room DHT11 (Bounding Region = (7045mil, 5360mil, 7565mil, 5880mil) (InComponentClass('DHT11')) And SMT Small Component R25-100R (7650mil,5145mil) on Top Layer 
Rule Violations :1

Processing Rule : Room BUZZER_RELAY (Bounding Region = (7045mil, 4425mil, 9935mil, 5310mil) (InComponentClass('BUZZER_RELAY'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01