LIBRARY ieee;
use ieee.std_logic_1164.all;

ENTITY lab3p5 IS
	PORT ( SW :IN STD_LOGIC_VECTOR(9 DOWNTO 0);
			 key :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			 LEDG :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			 HEX0	:OUT STD_LOGIC_VECTOR(0 TO 6);
			 HEX1	:OUT STD_LOGIC_VECTOR(0 TO 6);
			 HEX2	:OUT STD_LOGIC_VECTOR(0 TO 6);
			 HEX3	:OUT STD_LOGIC_VECTOR(0 TO 6));
END lab3p5;

ARCHITECTURE structural of L3P5 IS
	
END structural;