name: STM32L041C4
family: STM32L0
line: STM32L0x1
die: DIE425
device_id: 0x425
packages:
- name: STM32L041C4Tx
  package: LQFP48
flash:
  bytes: 16384
  regions:
    BANK_1:
      base: 0x8000000
      bytes: 16384
ram:
  bytes: 8192
  regions:
    SRAM:
      base: 0x20000000
      bytes: 8192
docs: []
cores:
- name: cm0p
  peripherals:
    ADC:
      address: 0x40012708
      rcc:
        clock: APB2
        registers:
          enable:
            register: APB2ENR
            field: ADCEN
          reset:
            register: APB2RSTR
            field: ADCRST
      pins:
      - pin: PA0
        signal: IN0
      - pin: PA1
        signal: IN1
      - pin: PA2
        signal: IN2
      - pin: PA3
        signal: IN3
      - pin: PA4
        signal: IN4
      - pin: PA5
        signal: IN5
      - pin: PA6
        signal: IN6
      - pin: PA7
        signal: IN7
      - pin: PB0
        signal: IN8
      - pin: PB1
        signal: IN9
      interrupts: {}
      dma_channels:
        ADC:
        - channel: DMA1_CH1
          request: 0
        - channel: DMA1_CH2
          request: 0
    ADC_COMMON:
      address: 0x40012708
    AES:
      address: 0x40026000
      interrupts: {}
      dma_channels:
        IN:
        - channel: DMA1_CH1
          request: 11
        - channel: DMA1_CH5
          request: 11
        OUT:
        - channel: DMA1_CH2
          request: 11
        - channel: DMA1_CH3
          request: 11
    COMP1:
      address: 0x40010018
      pins:
      - pin: PA0
        signal: OUT
        af: 7
      - pin: PA6
        signal: OUT
        af: 7
      - pin: PA11
        signal: OUT
        af: 7
      interrupts:
        GLOBAL: ADC1_COMP
    COMP2:
      address: 0x4001001c
      pins:
      - pin: PA2
        signal: OUT
        af: 7
      - pin: PA7
        signal: OUT
        af: 7
      - pin: PA12
        signal: OUT
        af: 7
      interrupts:
        GLOBAL: ADC1_COMP
    CRC:
      address: 0x40023000
      rcc:
        clock: AHB
        registers:
          enable:
            register: AHBENR
            field: CRCEN
          reset:
            register: AHBRSTR
            field: CRCRST
      block: crc_v3/CRC
    DBGMCU:
      address: 0x40015800
      block: dbgmcu_l0/DBGMCU
    DMA1:
      address: 0x40020000
      rcc:
        clock: AHB
        registers:
          enable:
            register: AHBENR
            field: DMA1EN
          reset:
            register: AHBRSTR
            field: DMA1RST
      block: bdma_v2/DMA
      interrupts:
        DMA1_Channel1: DMA1_Channel1
        DMA1_Channel2_3: DMA1_Channel2_3
        DMA1_Channel4_5_6_7: DMA1_Channel4_5_6_7
    EXTI:
      address: 0x40010400
      block: exti_v1/EXTI
    FLASH:
      address: 0x40022000
    GPIOA:
      address: 0x50000000
      block: gpio_v2/GPIO
    GPIOB:
      address: 0x50000400
      block: gpio_v2/GPIO
    GPIOC:
      address: 0x50000800
      block: gpio_v2/GPIO
    GPIOH:
      address: 0x50001c00
      block: gpio_v2/GPIO
    I2C1:
      address: 0x40005400
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: I2C1EN
          reset:
            register: APB1RSTR
            field: I2C1RST
      block: i2c_v2/I2C
      pins:
      - pin: PA1
        signal: SMBA
        af: 3
      - pin: PA9
        signal: SCL
        af: 1
      - pin: PA10
        signal: SDA
        af: 1
      - pin: PA14
        signal: SMBA
        af: 3
      - pin: PB5
        signal: SMBA
        af: 3
      - pin: PB6
        signal: SCL
        af: 1
      - pin: PB7
        signal: SDA
        af: 1
      - pin: PB8
        signal: SCL
        af: 4
      - pin: PB9
        signal: SDA
        af: 4
      interrupts:
        ER: I2C1
        EV: I2C1
      dma_channels:
        RX:
        - channel: DMA1_CH3
          request: 6
        - channel: DMA1_CH7
          request: 6
        TX:
        - channel: DMA1_CH2
          request: 6
        - channel: DMA1_CH6
          request: 6
    IWDG:
      address: 0x40003000
      block: iwdg_v2/IWDG
    LPTIM1:
      address: 0x40007c00
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: LPTIM1EN
          reset:
            register: APB1RSTR
            field: LPTIM1RST
      pins:
      - pin: PA0
        signal: IN1
        af: 1
      - pin: PA1
        signal: IN2
        af: 1
      - pin: PA4
        signal: IN1
        af: 1
      - pin: PA5
        signal: IN2
        af: 1
      - pin: PA6
        signal: ETR
        af: 1
      - pin: PA7
        signal: OUT
        af: 1
      - pin: PA8
        signal: IN1
        af: 2
      - pin: PA13
        signal: ETR
        af: 1
      - pin: PA14
        signal: OUT
        af: 1
      - pin: PB2
        signal: OUT
        af: 2
      - pin: PB5
        signal: IN1
        af: 2
      - pin: PB6
        signal: ETR
        af: 2
      - pin: PB7
        signal: IN2
        af: 2
      - pin: PC0
        signal: IN1
        af: 0
      interrupts:
        GLOBAL: LPTIM1
    LPUART1:
      address: 0x40004800
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: LPUART1EN
          reset:
            register: APB1RSTR
            field: LPUART1RST
      pins:
      - pin: PA2
        signal: TX
        af: 6
      - pin: PA3
        signal: RX
        af: 6
      - pin: PA6
        signal: CTS
        af: 4
      - pin: PA13
        signal: RX
        af: 6
      - pin: PA14
        signal: TX
        af: 6
      - pin: PB1
        signal: DE
        af: 4
      - pin: PB1
        signal: RTS
        af: 4
      - pin: PB10
        signal: TX
        af: 6
      - pin: PB11
        signal: RX
        af: 6
      - pin: PB13
        signal: CTS
        af: 6
      - pin: PB14
        signal: DE
        af: 6
      - pin: PB14
        signal: RTS
        af: 6
      - pin: PC0
        signal: RX
        af: 6
      interrupts: {}
      dma_channels:
        RX:
        - channel: DMA1_CH3
          request: 5
        - channel: DMA1_CH6
          request: 5
        TX:
        - channel: DMA1_CH2
          request: 5
        - channel: DMA1_CH7
          request: 5
    PWR:
      address: 0x40007000
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: PWREN
          reset:
            register: APB1RSTR
            field: PWRRST
    RCC:
      address: 0x40021000
      block: rcc_l0/RCC
      pins:
      - pin: PA8
        signal: MCO
        af: 0
      - pin: PA9
        signal: MCO
        af: 0
      - pin: PB13
        signal: MCO
        af: 2
      interrupts:
        GLOBAL: RCC
    RTC:
      address: 0x40002800
      pins:
      - pin: PB14
        signal: OUT_ALARM
        af: 2
      - pin: PB14
        signal: OUT_CALIB
        af: 2
      - pin: PB15
        signal: REFIN
        af: 2
      interrupts:
        GLOBAL: RTC
    SPI1:
      address: 0x40013000
      rcc:
        clock: APB2
        registers:
          enable:
            register: APB2ENR
            field: SPI1EN
          reset:
            register: APB2RSTR
            field: SPI1RST
      block: spi_v2/SPI
      pins:
      - pin: PA4
        signal: NSS
        af: 0
      - pin: PA5
        signal: SCK
        af: 0
      - pin: PA6
        signal: MISO
        af: 0
      - pin: PA7
        signal: MOSI
        af: 0
      - pin: PA11
        signal: MISO
        af: 0
      - pin: PA12
        signal: MOSI
        af: 0
      - pin: PA15
        signal: NSS
        af: 0
      - pin: PB0
        signal: MISO
        af: 1
      - pin: PB1
        signal: MOSI
        af: 1
      - pin: PB3
        signal: SCK
        af: 0
      - pin: PB4
        signal: MISO
        af: 0
      - pin: PB5
        signal: MOSI
        af: 0
      - pin: PB12
        signal: NSS
        af: 0
      - pin: PB13
        signal: SCK
        af: 0
      - pin: PB14
        signal: MISO
        af: 0
      - pin: PB15
        signal: MOSI
        af: 0
      interrupts:
        GLOBAL: SPI1
      dma_channels:
        RX:
        - channel: DMA1_CH2
          request: 1
        TX:
        - channel: DMA1_CH3
          request: 1
    SYSCFG:
      address: 0x40010000
      rcc:
        clock: APB2
        registers:
          enable:
            register: APB2ENR
            field: SYSCFGEN
          reset:
            register: APB2RSTR
            field: SYSCFGRST
      block: syscfg_l0/SYSCFG
    TIM2:
      address: 0x40000000
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: TIM2EN
          reset:
            register: APB1RSTR
            field: TIM2RST
      block: timer_v1/TIM_GP16
      pins:
      - pin: PA0
        signal: CH1
        af: 2
      - pin: PA0
        signal: ETR
        af: 5
      - pin: PA1
        signal: CH2
        af: 2
      - pin: PA2
        signal: CH3
        af: 2
      - pin: PA3
        signal: CH4
        af: 2
      - pin: PA5
        signal: CH1
        af: 5
      - pin: PA5
        signal: ETR
        af: 2
      - pin: PA8
        signal: CH1
        af: 5
      - pin: PA15
        signal: CH1
        af: 5
      - pin: PA15
        signal: ETR
        af: 2
      - pin: PB0
        signal: CH3
        af: 5
      - pin: PB1
        signal: CH4
        af: 5
      - pin: PB3
        signal: CH2
        af: 2
      - pin: PB10
        signal: CH3
        af: 2
      - pin: PB11
        signal: CH4
        af: 2
      interrupts:
        BRK: TIM2
        COM: TIM2
        TRG: TIM2
        UP: TIM2
      dma_channels:
        CH1:
        - channel: DMA1_CH5
          request: 8
        CH2:
        - channel: DMA1_CH3
          request: 8
        - channel: DMA1_CH7
          request: 8
        CH3:
        - channel: DMA1_CH1
          request: 8
        CH4:
        - channel: DMA1_CH4
          request: 8
        - channel: DMA1_CH7
          request: 8
        UP:
        - channel: DMA1_CH2
          request: 8
    TIM21:
      address: 0x40010800
      rcc:
        clock: APB2
        registers:
          enable:
            register: APB2ENR
            field: TIM21EN
          reset:
            register: APB2RSTR
            field: TIM21RST
      block: timer_v1/TIM_GP16
      pins:
      - pin: PA1
        signal: ETR
        af: 5
      - pin: PA2
        signal: CH1
        af: 0
      - pin: PA3
        signal: CH2
        af: 0
      - pin: PA11
        signal: CH2
        af: 5
      - pin: PB6
        signal: CH1
        af: 5
      - pin: PB13
        signal: CH1
        af: 5
      - pin: PB14
        signal: CH2
        af: 5
      interrupts:
        BRK: TIM21
        COM: TIM21
        TRG: TIM21
        UP: TIM21
    TIM22:
      address: 0x40011400
      rcc:
        clock: APB2
        registers:
          enable:
            register: APB2ENR
            field: TIM22EN
          reset:
            register: APB2RSTR
            field: TIM22RST
      block: timer_v1/TIM_GP16
      pins:
      - pin: PA4
        signal: ETR
        af: 5
      - pin: PA6
        signal: CH1
        af: 5
      - pin: PA7
        signal: CH2
        af: 5
      - pin: PA9
        signal: CH1
        af: 5
      - pin: PA10
        signal: CH2
        af: 5
      - pin: PB4
        signal: CH1
        af: 4
      - pin: PB5
        signal: CH2
        af: 4
      interrupts:
        BRK: TIM22
        COM: TIM22
        TRG: TIM22
        UP: TIM22
    USART2:
      address: 0x40004400
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: USART2EN
          reset:
            register: APB1RSTR
            field: USART2RST
      block: usart_v2/USART
      pins:
      - pin: PA0
        signal: CTS
        af: 4
      - pin: PA1
        signal: DE
        af: 4
      - pin: PA1
        signal: RTS
        af: 4
      - pin: PA2
        signal: TX
        af: 4
      - pin: PA3
        signal: RX
        af: 4
      - pin: PA4
        signal: CK
        af: 4
      - pin: PA7
        signal: CTS
        af: 4
      - pin: PA8
        signal: CK
        af: 4
      - pin: PA9
        signal: TX
        af: 4
      - pin: PA10
        signal: RX
        af: 4
      - pin: PA11
        signal: CTS
        af: 4
      - pin: PA12
        signal: DE
        af: 4
      - pin: PA12
        signal: RTS
        af: 4
      - pin: PA14
        signal: TX
        af: 4
      - pin: PA15
        signal: RX
        af: 4
      - pin: PB0
        signal: DE
        af: 4
      - pin: PB0
        signal: RTS
        af: 4
      - pin: PB1
        signal: CK
        af: 0
      - pin: PB6
        signal: TX
        af: 0
      - pin: PB7
        signal: RX
        af: 0
      interrupts:
        GLOBAL: USART2
      dma_channels:
        RX:
        - channel: DMA1_CH5
          request: 4
        - channel: DMA1_CH6
          request: 4
        TX:
        - channel: DMA1_CH4
          request: 4
        - channel: DMA1_CH7
          request: 4
    WWDG:
      address: 0x40002c00
      rcc:
        clock: APB1
        registers:
          enable:
            register: APB1ENR
            field: WWDGEN
          reset:
            register: APB1RSTR
            field: WWDGRST
      block: wwdg_v1/WWDG
      interrupts:
        GLOBAL: WWDG
  interrupts:
    ADC1_COMP: 12
    AES_LPUART1: 29
    DMA1_Channel1: 9
    DMA1_Channel2_3: 10
    DMA1_Channel4_5_6_7: 11
    EXTI0_1: 5
    EXTI2_3: 6
    EXTI4_15: 7
    FLASH: 3
    I2C1: 23
    LPTIM1: 13
    PVD: 1
    RCC: 4
    RTC: 2
    SPI1: 25
    TIM2: 15
    TIM21: 20
    TIM22: 22
    USART2: 28
    WWDG: 0
  dma_channels:
    DMA1_CH1:
      dma: DMA1
      channel: 0
    DMA1_CH2:
      dma: DMA1
      channel: 1
    DMA1_CH3:
      dma: DMA1
      channel: 2
    DMA1_CH4:
      dma: DMA1
      channel: 3
    DMA1_CH5:
      dma: DMA1
      channel: 4
    DMA1_CH6:
      dma: DMA1
      channel: 5
    DMA1_CH7:
      dma: DMA1
      channel: 6
