-- VHDL for IBM SMS ALD page 45.10.01.1
-- Title: CONSOLE CLOCK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/27/2020 2:23:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_10_01_1_CONSOLE_CLOCK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OSCILLATOR:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1:	 out STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 out STD_LOGIC);
end ALD_45_10_01_1_CONSOLE_CLOCK;

architecture behavioral of ALD_45_10_01_1_CONSOLE_CLOCK is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_2B_R: STD_LOGIC;
	signal OUT_3C_H: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_3E_H: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_1G_Q: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;

begin

	OUT_4A_D <= NOT PS_OSCILLATOR;

	SMS_DEZ_3A: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3G_D,	-- Pin Q
		ACSET => OUT_DOT_4A,	-- Pin R
		DCSET => MS_PROGRAM_RESET_4,	-- Pin K
		GATEOFF => OUT_3A_D,	-- Pin L
		OUTON => OUT_3A_D,
		OUTOFF => OUT_3A_C,
		DCSFORCE => OPEN,
		DCRESET => OPEN,
		DCRFORCE => OPEN );

	OUT_4B_F <= NOT MS_PROGRAM_RESET_4;
	OUT_2B_R <= NOT OUT_3A_C;

	SMS_DEZ_3C: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3A_D,	-- Pin A
		ACSET => OUT_DOT_4A,	-- Pin G
		GATEOFF => OUT_3C_H,	-- Pin F
		DCRESET => MS_PROGRAM_RESET_4,	-- Pin B
		OUTON => OUT_3C_H,
		OUTOFF => OUT_3C_E,
		DCRFORCE => OPEN );

	OUT_2D_B <= NOT OUT_3C_E;

	SMS_DEZ_3E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3C_H,	-- Pin A
		ACSET => OUT_DOT_4A,	-- Pin G
		GATEOFF => OUT_3E_H,	-- Pin F
		DCRESET => MS_PROGRAM_RESET_4,	-- Pin B
		OUTON => OUT_3E_H,
		OUTOFF => OUT_3E_E,
		DCRFORCE => OPEN );

	OUT_2F_D <= NOT OUT_3E_E;

	SMS_DEZ_3G: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3E_H,	-- Pin Q
		ACSET => OUT_DOT_4A,	-- Pin R
		GATEOFF => OUT_3G_D,	-- Pin L
		DCRESET => MS_PROGRAM_RESET_4,	-- Pin P
		OUTON => OUT_3G_D,
		OUTOFF => OUT_3G_C,
		DCSET => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_1G_Q <= OUT_2F_D;
	OUT_2H_C <= NOT OUT_3G_C;
	OUT_DOT_4A <= OUT_4A_D OR OUT_4B_F;

	PS_CONS_CLOCK_1_POS <= OUT_2B_R;
	PS_CONS_CLOCK_2_POS <= OUT_2D_B;
	PS_CONS_CLOCK_3_POS <= OUT_2F_D;
	PS_CONS_CLOCK_3_POS_1 <= OUT_1G_Q;
	PS_CONS_CLOCK_4_POS <= OUT_2H_C;


end;
