
	PTR_u48_16/
	PTR_u48_16.txt

DECISION

	u48_u16 - the u16 is lo not hi, the u48 is shifted

	If it is what ARMv8 likes use u64_lohi == u48_u16_lohi

		u48_u16_lohi

		 cpu_VAR_t WORD 
		 .byte_A
		 .byte_B
		 .u8_lo
		 .u8_hi
		 .H .L .HL .HL_u16 .HILO_u32 .HIGH_LOW_u48_u8_u8
		 .bytes_BA_u16_lohi
		 .u16_BA_from_lohi
		 .u32_DCBA_from_lohi
		 .u32_HGFE_from_lohi
		 .u64_HGFE_DCBA_from_lohi

		 NOT FOR MMX registers - or is it ? count cycles bytes
		 ABCD_PQ R8-R15 
		 MEM_WORDS STACK HEAP STATIC


	u64_lohi
	u64_abcdefLH // thats the abcd in memery on disk in MMAP
	u64_HLfedcba_in_cpu // when in cpu // matches amd64
	u16_ba is bit_field of u64_cpu_var_decoded // in_situ tho

	class cpu_var_byte_fields B A BA H L HL // LH()
	// it also has shift_right_16 _rotate_  by_name(...)
	u16_ba is bit_field of u64_cpu_var_decoded // in_situ tho

 SPEED
 	u16_HL is already in WORD

	even u64_hi_lo swapped into CPU has HL as low 16 bits

		byte_H
		byte_L

		u16_HL 

 SPEED

 	  PTR = u48_u16 >> 16	// fill top zero bits

	even though you have to do this every time,
	it is (probably) the quickest (filtered) way

	a proper CPU would have this or HL byte fields builtin
	and ignore current values (faulting is a good option)
 
	on a working system, it demonstrates that PTR was filtered
	so was encoded

		u48_u16 = PTR << 16 // drops hi 16 fills zero
		u48_u16 = rotate_left( PTR, 16 ) // check AX HL
		byte_b
		byte_a
	
 VANILLA

 	All objects must be 0xFFFF or 0x0000 tagged - else TCL bus_faults

	PTR1 and PTR2 can use 0xC0DE // ie all u16
	TCL can never see other than 0xffff

	Prefer own_obj is 0xffff null is 0x0000 detect scripted NULL

	quarantine = inside outside 
	 addable payload
	 masked vanilla
	
 OPTION

 	u3 = func( Tcl_Type_registered )

		8 banks of stuff
		8 modules loaded
		ALL use some flag



	
 nfs uses
 .nfs00000000024e181f00000001

.nfs 32 32 32 bit
0000
0000
024e
181f
0000
0001

