Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 11 16:13:11 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6_top_timing_summary_routed.rpt -pb lab6_top_timing_summary_routed.pb -rpx lab6_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 4.363ns (60.224%)  route 2.882ns (39.776%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[18]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DISP/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     1.321    DISP/LED_activating_counter[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.152     1.473 r  DISP/LEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.017     3.490    LEDs_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755     7.245 r  LEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.245    LEDs[0]
    U7                                                                r  LEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.326ns (62.904%)  route 2.551ns (37.096%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[18]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DISP/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     1.329    DISP/LED_activating_counter[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.146     1.475 r  DISP/LEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.153    LEDs_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724     6.877 r  LEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.877    LEDs[2]
    U5                                                                r  LEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 4.084ns (60.353%)  route 2.683ns (39.647%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[18]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     1.329    DISP/LED_activating_counter[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     1.453 r  DISP/LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.810     3.263    LEDs_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.767 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.767    LEDs[1]
    V5                                                                r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 4.116ns (61.900%)  route 2.533ns (38.100%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[18]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     1.321    DISP/LED_activating_counter[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     1.445 r  DISP/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.113    LEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.649 r  LEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.649    LEDs[3]
    V8                                                                r  LEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  DISP/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    DISP/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.286 r  DISP/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.286    DISP/refresh_counter_reg[16]_i_1_n_6
    SLICE_X65Y19         FDRE                                         r  DISP/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  DISP/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    DISP/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.265 r  DISP/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.265    DISP/refresh_counter_reg[16]_i_1_n_4
    SLICE_X65Y19         FDRE                                         r  DISP/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  DISP/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    DISP/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.191 r  DISP/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.191    DISP/refresh_counter_reg[16]_i_1_n_5
    SLICE_X65Y19         FDRE                                         r  DISP/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  DISP/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    DISP/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.175 r  DISP/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    DISP/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y19         FDRE                                         r  DISP/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.172 r  DISP/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    DISP/refresh_counter_reg[12]_i_1_n_6
    SLICE_X65Y18         FDRE                                         r  DISP/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DISP/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    DISP/refresh_counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  DISP/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    DISP/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  DISP/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    DISP/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  DISP/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    DISP/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.151 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.151    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y18         FDRE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[11]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    DISP/refresh_counter_reg_n_0_[11]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  DISP/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    DISP/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y17         FDRE                                         r  DISP/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[15]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    DISP/refresh_counter_reg_n_0_[15]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y18         FDRE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[3]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    DISP/refresh_counter_reg_n_0_[3]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  DISP/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    DISP/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  DISP/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[7]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    DISP/refresh_counter_reg_n_0_[7]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  DISP/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    DISP/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  DISP/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[12]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    DISP/refresh_counter_reg_n_0_[12]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  DISP/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y18         FDRE                                         r  DISP/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[16]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    DISP/refresh_counter_reg_n_0_[16]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  DISP/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y19         FDRE                                         r  DISP/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[4]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    DISP/refresh_counter_reg_n_0_[4]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  DISP/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y16         FDRE                                         r  DISP/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[8]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    DISP/refresh_counter_reg_n_0_[8]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  DISP/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y17         FDRE                                         r  DISP/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[10]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    DISP/refresh_counter_reg_n_0_[10]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  DISP/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y17         FDRE                                         r  DISP/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP/refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  DISP/refresh_counter_reg[14]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISP/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    DISP/refresh_counter_reg_n_0_[14]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  DISP/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    DISP/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y18         FDRE                                         r  DISP/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





