'GCBASIC/GCGB Chip Data File
'Chip: 16F15245
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=8192

'This constant is exposed as ChipEEPROM
EEPROM=0

'This constant is exposed as ChipRAM
RAM=1024

'This constant is exposed as ChipIO
I/O=18

'This constant is exposed as ChipADC
ADC=12

'These constants are the valid ADC constants
ADCConstants=AN{A..G}{0..7} USAGE:ANA0..ANG7

'This constant is exposed as ChipMhz
MaxMHz=32

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32, 16, 8, 4, 2, 1

'31kSupport is exposed as Chip31Kconfig, Chip31Kregister, Chip31KValue
31kSupport=LFINTOSC,OSCCON,0

'This constant is exposed as ChipPins
Pins=20

'This constant is exposed as ChipFamily
Family=15

'This constant is exposed as ChipFamilyVariant
FamilyVariant=1

'This constant is exposed as ChipSubFamily
SubFamily=15001

'This constant is exposed as ChipConfWords
ConfigWords=5

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=1

'This constant is exposed as ChipMaxAddress
MaxAddress=8191

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipSAFMemWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the SAF operations
SAFMemWords=128

'ChipsEraseRowSizeWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEFSAF operations
EraseRowSizeWords=32

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=16

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=32768

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=4

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=32

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=32

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the GCBASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
CCP2:CCP2IE,CCP2IF
ExtInt0:INTE,INTF
NVMComplete:NVMIE,NVMIF
PORTABChange:IOCIE,IOCIF
PortChange:IOCIE,IOCIF
SSP1Collision:BCL1IE,BCL1IF
SSP1Ready:SSP1IE,SSP1IF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
UsartRX1Ready:RC1IE,RC1IF
UsartTX1Ready:TX1IE,TX1IF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the GCBASIC register name used in user code to expose the specific register
INDF0,0
INDF1,1
PCL,2
STATUS,3
FSR0,4
FSR0L,4
FSR0H,5
FSR1,6
FSR1L,6
FSR1H,7
BSR,8
WREG,9
PCLATH,10
INTCON,11
PORTA,12
PORTB,13
PORTC,14
TRISA,18
TRISB,19
TRISC,20
LATA,24
LATB,25
LATC,26
CPCON,154
ADRES,155
ADRESL,155
ADRESH,156
ADCON0,157
ADCON1,158
ADACT,159
RB4I2C,268
RB6I2C,269
RC1REG,281
TX1REG,282
SP1BRG,283
SP1BRGL,283
SP1BRGH,284
RC1STA,285
TX1STA,286
BAUD1CON,287
SSP1BUF,396
SSP1ADD,397
SSP1MSK,398
SSP1STAT,399
SSP1CON1,400
SSP1CON2,401
SSP1CON3,402
TMR1L,524
TMR1H,525
T1CON,526
TMR1CON,526
T1GCON,527
TMR1GCON,527
T1GATE,528
TMR1GATE,528
T1CLK,529
TMR1CLK,529
T2TMR,652
TMR2,652
T2PR,653
PR2,653
T2CON,654
T2HLT,655
T2CLKCON,656
T2RST,657
CCPR1,780
CCPR1L,780
CCPR1H,781
CCP1CON,782
CCP1CAP,783
CCPR2,784
CCPR2L,784
CCPR2H,785
CCP2CON,786
CCP2CAP,787
PWM3DC,788
PWM3DCL,788
PWM3DCH,789
PWM3CON,790
PWM4DC,792
PWM4DCL,792
PWM4DCH,793
PWM4CON,794
TMR0L,1436
TMR0,1436
TMR0H,1437
PR0,1437
T0CON0,1438
T0CON1,1439
PIR0,1804
PIR1,1805
PIR2,1806
PIE0,1814
PIE1,1815
PIE2,1816
WDTCON,2060
BORCON,2065
PCON0,2067
PCON1,2068
NVMADR,2074
NVMADRL,2074
NVMADRH,2075
NVMDAT,2076
NVMDATL,2076
NVMDATH,2077
NVMCON1,2078
NVMCON2,2079
OSCCON,2190
OSCSTAT,2192
OSCEN,2193
OSCTUNE,2194
OSCFRQ,2195
FVRCON,2316
PPSLOCK,7823
INTPPS,7824
T0CKIPPS,7825
T1CKIPPS,7826
T1GPPS,7827
T2INPPS,7836
CCP1PPS,7841
CCP2PPS,7842
ADACTPPS,7875
SSP1CLKPPS,7877
SSP1DATPPS,7878
SSP1SSPPS,7879
RX1PPS,7883
RX1DTPPS,7883
RXPPS,7883
CK1PPS,7884
TX1CKPPS,7884
CKPPS,7884
RA0PPS,7952
RA1PPS,7953
RA2PPS,7954
RA4PPS,7956
RA5PPS,7957
RB4PPS,7964
RB5PPS,7965
RB6PPS,7966
RB7PPS,7967
RC0PPS,7968
RC1PPS,7969
RC2PPS,7970
RC3PPS,7971
RC4PPS,7972
RC5PPS,7973
RC6PPS,7974
RC7PPS,7975
ANSELA,7992
WPUA,7993
ODCONA,7994
SLRCONA,7995
INLVLA,7996
IOCAP,7997
IOCAN,7998
IOCAF,7999
ANSELB,8003
WPUB,8004
ODCONB,8005
SLRCONB,8006
INLVLB,8007
IOCBP,8008
IOCBN,8009
IOCBF,8010
ANSELC,8014
WPUC,8015
ODCONC,8016
SLRCONC,8017
INLVLC,8018
IOCCP,8019
IOCCN,8020
IOCCF,8021
STATUS_SHAD,8164
WREG_SHAD,8165
BSR_SHAD,8166
PCLATH_SHAD,8167
FSR0_SHAD,8168
FSR0L_SHAD,8168
FSR0H_SHAD,8169
FSR1L_SHAD,8170
FSR1H_SHAD,8171
STKPTR,8173
TOSL,8174
TOSH,8175

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the GCBASIC bit name used in user code to expose the specific registerbit
CKP,SSP1CON1,4
SSPEN,SSP1CON1,5
SSPOV,SSP1CON1,6
WCOL,SSP1CON1,7
SSPM0,SSP1CON1,0
SSPM1,SSP1CON1,1
SSPM2,SSP1CON1,2
SSPM3,SSP1CON1,3
SSPM01,SSP1CON1,0
SSPM11,SSP1CON1,1
SSPM21,SSP1CON1,2
SSPM31,SSP1CON1,3
CKP1,SSP1CON1,4
SSPEN1,SSP1CON1,5
SSPOV1,SSP1CON1,6
WCOL1,SSP1CON1,7
ON_T1CON,T1CON,0
RD16,T1CON,1
NOT_SYNC,T1CON,2
TMR1ON,T1CON,0
T1RD16,T1CON,1
NOT_T1SYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
CKPS0_T1CON,T1CON,4
CKPS1_T1CON,T1CON,5
RD161,T1CON,1
FMT,CCP1CON,4
OUT_CCP1CON,CCP1CON,5
EN,CCP1CON,7
MODE0,CCP1CON,0
MODE1,CCP1CON,1
MODE2,CCP1CON,2
MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
P1M1,CCP1CON,7
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
ADIF,PIR1,0
SSP1IF,PIR1,1
BCL1IF,PIR1,2
TX1IF,PIR1,3
RC1IF,PIR1,4
TMR1IF,PIR1,5
TMR2IF,PIR1,6
CCP1IF,PIR1,7
ADIE,PIE1,0
SSP1IE,PIE1,1
BCL1IE,PIE1,2
TX1IE,PIE1,3
RC1IE,PIE1,4
TMR1IE,PIE1,5
TMR2IE,PIE1,6
CCP1IE,PIE1,7
CCP1PPS0,CCP1PPS,0
CCP1PPS1,CCP1PPS,1
CCP1PPS2,CCP1PPS,2
CCP1PPS3,CCP1PPS,3
CCP1PPS4,CCP1PPS,4
RA1PPS0,RA1PPS,0
RA1PPS1,RA1PPS,1
RA1PPS2,RA1PPS,2
RA1PPS3,RA1PPS,3
RA1PPS4,RA1PPS,4
RA1PPS5,RA1PPS,5
RC1PPS0,RC1PPS,0
RC1PPS1,RC1PPS,1
RC1PPS2,RC1PPS,2
RC1PPS3,RC1PPS,3
RC1PPS4,RC1PPS,4
RC1PPS5,RC1PPS,5
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NPD,STATUS,3
NTO,STATUS,4
CARRY,STATUS,0
ZERO,STATUS,2
BSR0,BSR,0
BSR1,BSR,1
BSR2,BSR,2
BSR3,BSR,3
BSR4,BSR,4
BSR5,BSR,5
INTEDG,INTCON,0
PEIE,INTCON,6
GIE,INTCON,7
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RB4,PORTB,4
RB5,PORTB,5
RB6,PORTB,6
RB7,PORTB,7
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
RC6,PORTC,6
RC7,PORTC,7
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA3,TRISA,3
TRISA4,TRISA,4
TRISA5,TRISA,5
TRISB4,TRISB,4
TRISB5,TRISB,5
TRISB6,TRISB,6
TRISB7,TRISB,7
TRISC0,TRISC,0
TRISC1,TRISC,1
TRISC2,TRISC,2
TRISC3,TRISC,3
TRISC4,TRISC,4
TRISC5,TRISC,5
TRISC6,TRISC,6
TRISC7,TRISC,7
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA3,LATA,3
LATA4,LATA,4
LATA5,LATA,5
LATB4,LATB,4
LATB5,LATB,5
LATB6,LATB,6
LATB7,LATB,7
LATC0,LATC,0
LATC1,LATC,1
LATC2,LATC,2
LATC3,LATC,3
LATC4,LATC,4
LATC5,LATC,5
LATC6,LATC,6
LATC7,LATC,7
CPRDY,CPCON,0
CPT,CPCON,1
ON_ADCON0,ADCON0,0
GO_ADCON0,ADCON0,1
ADON,ADCON0,0
GO_NDONE,ADCON0,1
ADGO,ADCON0,1
FM,ADCON1,7
ADFM,ADCON1,7
SLEW,RB4I2C,6
RB6I2C_SLEW,RB6I2C,6
RX9D,RC1STA,0
OERR,RC1STA,1
FERR,RC1STA,2
ADDEN,RC1STA,3
CREN,RC1STA,4
SREN,RC1STA,5
RX9,RC1STA,6
SPEN,RC1STA,7
TX9D,TX1STA,0
TRMT,TX1STA,1
BRGH,TX1STA,2
SENDB,TX1STA,3
SYNC_TX1STA,TX1STA,4
TXEN,TX1STA,5
TX9,TX1STA,6
CSRC,TX1STA,7
ABDEN,BAUD1CON,0
WUE,BAUD1CON,1
BRG16,BAUD1CON,3
SCKP,BAUD1CON,4
RCIDL,BAUD1CON,6
ABDOVF,BAUD1CON,7
MSK0,SSP1ADD,0
MSK1,SSP1ADD,1
MSK2,SSP1ADD,2
MSK3,SSP1ADD,3
MSK4,SSP1ADD,4
MSK5,SSP1ADD,5
MSK6,SSP1ADD,6
MSK7,SSP1ADD,7
MSK01,SSP1ADD,0
MSK11,SSP1ADD,1
MSK21,SSP1ADD,2
MSK31,SSP1ADD,3
MSK41,SSP1ADD,4
MSK51,SSP1ADD,5
MSK61,SSP1ADD,6
MSK71,SSP1ADD,7
SSP1MSK_MSK0,SSP1MSK,0
SSP1MSK_MSK1,SSP1MSK,1
SSP1MSK_MSK2,SSP1MSK,2
SSP1MSK_MSK3,SSP1MSK,3
SSP1MSK_MSK4,SSP1MSK,4
SSP1MSK_MSK5,SSP1MSK,5
SSP1MSK_MSK6,SSP1MSK,6
SSP1MSK_MSK7,SSP1MSK,7
BF,SSP1STAT,0
UA,SSP1STAT,1
R_NW,SSP1STAT,2
S,SSP1STAT,3
P,SSP1STAT,4
D_NA,SSP1STAT,5
CKE,SSP1STAT,6
SMP,SSP1STAT,7
R_W,SSP1STAT,2
D_A,SSP1STAT,5
NW,SSP1STAT,2
NA,SSP1STAT,5
NWRITE,SSP1STAT,2
NADDRESS,SSP1STAT,5
READ_WRITE,SSP1STAT,2
DATA_ADDRESS,SSP1STAT,5
I2C_READ,SSP1STAT,2
I2C_START,SSP1STAT,3
I2C_STOP,SSP1STAT,4
I2C_DAT,SSP1STAT,5
BF1,SSP1STAT,0
UA1,SSP1STAT,1
R,SSP1STAT,2
START,SSP1STAT,3
STOP,SSP1STAT,4
D,SSP1STAT,5
CKE1,SSP1STAT,6
SMP1,SSP1STAT,7
RW,SSP1STAT,2
START1,SSP1STAT,3
STOP1,SSP1STAT,4
DA,SSP1STAT,5
RW1,SSP1STAT,2
I2C_START1,SSP1STAT,3
I2C_STOP2,SSP1STAT,4
DA1,SSP1STAT,5
I2C_READ1,SSP1STAT,2
S2,SSP1STAT,3
P2,SSP1STAT,4
DATA_ADDRESS1,SSP1STAT,5
READ_WRITE1,SSP1STAT,2
D_A1,SSP1STAT,5
R_W1,SSP1STAT,2
D_NA1,SSP1STAT,5
R_NW1,SSP1STAT,2
I2C_DAT1,SSP1STAT,5
NW2,SSP1STAT,2
NA2,SSP1STAT,5
NWRITE1,SSP1STAT,2
NADDRESS1,SSP1STAT,5
SEN,SSP1CON2,0
RSEN,SSP1CON2,1
PEN,SSP1CON2,2
RCEN,SSP1CON2,3
ACKEN,SSP1CON2,4
ACKDT,SSP1CON2,5
ACKSTAT,SSP1CON2,6
GCEN,SSP1CON2,7
ADMSK1,SSP1CON2,1
ADMSK2,SSP1CON2,2
ADMSK3,SSP1CON2,3
ADMSK4,SSP1CON2,4
ADMSK5,SSP1CON2,5
SEN1,SSP1CON2,0
ADMSK11,SSP1CON2,1
ADMSK21,SSP1CON2,2
ADMSK31,SSP1CON2,3
ACKEN1,SSP1CON2,4
ACKDT1,SSP1CON2,5
ACKSTAT1,SSP1CON2,6
GCEN1,SSP1CON2,7
RSEN1,SSP1CON2,1
PEN1,SSP1CON2,2
RCEN1,SSP1CON2,3
ADMSK41,SSP1CON2,4
ADMSK51,SSP1CON2,5
DHEN,SSP1CON3,0
AHEN,SSP1CON3,1
SBCDE,SSP1CON3,2
SDAHT,SSP1CON3,3
BOEN,SSP1CON3,4
SCIE,SSP1CON3,5
PCIE,SSP1CON3,6
ACKTIM,SSP1CON3,7
TMR1L0,TMR1L,0
TMR1L1,TMR1L,1
TMR1L2,TMR1L,2
TMR1L3,TMR1L,3
TMR1L4,TMR1L,4
TMR1L5,TMR1L,5
TMR1L6,TMR1L,6
TMR1L7,TMR1L,7
TMR1H0,TMR1H,0
TMR1H1,TMR1H,1
TMR1H2,TMR1H,2
TMR1H3,TMR1H,3
TMR1H4,TMR1H,4
TMR1H5,TMR1H,5
TMR1H6,TMR1H,6
TMR1H7,TMR1H,7
GVAL,T1GCON,2
GGO,T1GCON,3
GSPM,T1GCON,4
GTM,T1GCON,5
GPOL,T1GCON,6
GE,T1GCON,7
T1GVAL,T1GCON,2
T1GGO,T1GCON,3
T1GSPM,T1GCON,4
T1GTM,T1GCON,5
T1GPOL,T1GCON,6
T1GE,T1GCON,7
NOT_DONE,T1GCON,3
NOT_T1DONE,T1GCON,3
GSS0,T1GATE,0
GSS1,T1GATE,1
GSS2,T1GATE,2
GSS3,T1GATE,3
GSS4,T1GATE,4
T1GSS0,T1GATE,0
T1GSS1,T1GATE,1
T1GSS2,T1GATE,2
T1GSS3,T1GATE,3
T1GSS4,T1GATE,4
T1CS0,T1CLK,0
T1CS1,T1CLK,1
T1CS2,T1CLK,2
T1CS3,T1CLK,3
CS0_T1CLK,T1CLK,0
CS1_T1CLK,T1CLK,1
CS2_T1CLK,T1CLK,2
CS3,T1CLK,3
ON_T2CON,T2CON,7
OUTPS0,T2CON,0
OUTPS1,T2CON,1
OUTPS2,T2CON,2
OUTPS3,T2CON,3
CKPS0_T2CON,T2CON,4
CKPS1_T2CON,T2CON,5
CKPS2_T2CON,T2CON,6
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
TMR2ON,T2CON,7
CKSYNC,T2HLT,5
CKPOL,T2HLT,6
PSYNC,T2HLT,7
T2HLT_MODE0,T2HLT,0
T2HLT_MODE1,T2HLT,1
T2HLT_MODE2,T2HLT,2
T2HLT_MODE3,T2HLT,3
MODE4,T2HLT,4
T2CKSYNC,T2HLT,5
T2CKPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2MODE4,T2HLT,4
CS0_T2CLKCON,T2CLKCON,0
CS1_T2CLKCON,T2CLKCON,1
CS2_T2CLKCON,T2CLKCON,2
T2CLKCON_CS3,T2CLKCON,3
T2CS0,T2CLKCON,0
T2CS1,T2CLKCON,1
T2CS2,T2CLKCON,2
T2CS3,T2CLKCON,3
RSEL0,T2RST,0
RSEL1,T2RST,1
RSEL2,T2RST,2
RSEL3,T2RST,3
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
CCP2CON_FMT,CCP2CON,4
OUT_CCP2CON,CCP2CON,5
CCP2CON_EN,CCP2CON,7
CCP2CON_MODE0,CCP2CON,0
CCP2CON_MODE1,CCP2CON,1
CCP2CON_MODE2,CCP2CON,2
CCP2CON_MODE3,CCP2CON,3
CCP2FMT,CCP2CON,4
CCP2OUT,CCP2CON,5
CCP2EN,CCP2CON,7
CCP2MODE0,CCP2CON,0
CCP2MODE1,CCP2CON,1
CCP2MODE2,CCP2CON,2
CCP2MODE3,CCP2CON,3
P2M1,CCP2CON,7
CCP2CAP_CTS0,CCP2CAP,0
CCP2CAP_CTS1,CCP2CAP,1
CCP2CTS0,CCP2CAP,0
CCP2CTS1,CCP2CAP,1
POL_PWM3CON,PWM3CON,4
OUT_PWM3CON,PWM3CON,5
PWM3CON_EN,PWM3CON,7
PWM3POL,PWM3CON,4
PWM3OUT,PWM3CON,5
PWM3EN,PWM3CON,7
POL_PWM4CON,PWM4CON,4
OUT_PWM4CON,PWM4CON,5
PWM4CON_EN,PWM4CON,7
PWM4POL,PWM4CON,4
PWM4OUT,PWM4CON,5
PWM4EN,PWM4CON,7
TMR0L0,TMR0L,0
TMR0L1,TMR0L,1
TMR0L2,TMR0L,2
TMR0L3,TMR0L,3
TMR0L4,TMR0L,4
TMR0L5,TMR0L,5
TMR0L6,TMR0L,6
TMR0L7,TMR0L,7
TMR0H0,TMR0H,0
TMR0H1,TMR0H,1
TMR0H2,TMR0H,2
TMR0H3,TMR0H,3
TMR0H4,TMR0H,4
TMR0H5,TMR0H,5
TMR0H6,TMR0H,6
TMR0H7,TMR0H,7
T0PR0,TMR0H,0
T0PR1,TMR0H,1
T0PR2,TMR0H,2
T0PR3,TMR0H,3
T0PR4,TMR0H,4
T0PR5,TMR0H,5
T0PR6,TMR0H,6
T0PR7,TMR0H,7
MD16,T0CON0,4
OUT_T0CON0,T0CON0,5
T0CON0_EN,T0CON0,7
T0MD16,T0CON0,4
T0OUT,T0CON0,5
T0EN,T0CON0,7
T0CON0_OUTPS0,T0CON0,0
T0CON0_OUTPS1,T0CON0,1
T0CON0_OUTPS2,T0CON0,2
T0CON0_OUTPS3,T0CON0,3
T016BIT,T0CON0,4
ASYNC,T0CON1,4
CKPS0_T0CON1,T0CON1,0
CKPS1_T0CON1,T0CON1,1
CKPS2_T0CON1,T0CON1,2
CKPS3,T0CON1,3
T0ASYNC,T0CON1,4
CS0_T0CON1,T0CON1,5
CS1_T0CON1,T0CON1,6
CS2_T0CON1,T0CON1,7
T0CKPS0,T0CON1,0
T0CKPS1,T0CON1,1
T0CKPS2,T0CON1,2
T0CKPS3,T0CON1,3
T0CS0,T0CON1,5
T0CS1,T0CON1,6
T0CS2,T0CON1,7
INTF,PIR0,0
IOCIF,PIR0,4
TMR0IF,PIR0,5
TMR1GIF,PIR2,5
NVMIF,PIR2,6
CCP2IF,PIR2,7
INTE,PIE0,0
IOCIE,PIE0,4
TMR0IE,PIE0,5
TMR1GIE,PIE2,5
NVMIE,PIE2,6
CCP2IE,PIE2,7
WDTCON_SEN,WDTCON,0
CS,WDTCON,7
WDTSEN,WDTCON,0
WDTCS,WDTCON,7
SWDTEN,WDTCON,0
BORRDY,BORCON,0
SBOREN,BORCON,7
NBOR,PCON0,0
NPOR,PCON0,1
NRI,PCON0,2
NRMCLR,PCON0,3
NRWDT,PCON0,4
STKUNF,PCON0,6
STKOVF,PCON0,7
NMEMV,PCON1,1
RD,NVMCON1,0
WR,NVMCON1,1
WREN,NVMCON1,2
WRERR,NVMCON1,3
FREE,NVMCON1,4
LWLO,NVMCON1,5
NVMREGS,NVMCON1,6
NDIV0,OSCCON,0
NDIV1,OSCCON,1
NDIV2,OSCCON,2
NDIV3,OSCCON,3
NOSC0,OSCCON,4
NOSC1,OSCCON,5
NOSC2,OSCCON,6
SFOR,OSCSTAT,1
ADOR,OSCSTAT,2
LFOR,OSCSTAT,4
MFOR,OSCSTAT,5
HFOR,OSCSTAT,6
ADOEN,OSCEN,2
LFOEN,OSCEN,4
MFOEN,OSCEN,5
HFOEN,OSCEN,6
HFTUN0,OSCTUNE,0
HFTUN1,OSCTUNE,1
HFTUN2,OSCTUNE,2
HFTUN3,OSCTUNE,3
HFTUN4,OSCTUNE,4
HFTUN5,OSCTUNE,5
HFFRQ0,OSCFRQ,0
HFFRQ1,OSCFRQ,1
HFFRQ2,OSCFRQ,2
FVRRDY,FVRCON,6
FVREN,FVRCON,7
ADFVR0,FVRCON,0
ADFVR1,FVRCON,1
CDAFVR0,FVRCON,2
CDAFVR1,FVRCON,3
PPSLOCKED,PPSLOCK,0
INTPPS0,INTPPS,0
INTPPS1,INTPPS,1
INTPPS2,INTPPS,2
INTPPS3,INTPPS,3
T0CKIPPS0,T0CKIPPS,0
T0CKIPPS1,T0CKIPPS,1
T0CKIPPS2,T0CKIPPS,2
T0CKIPPS3,T0CKIPPS,3
T1CKIPPS0,T1CKIPPS,0
T1CKIPPS1,T1CKIPPS,1
T1CKIPPS2,T1CKIPPS,2
T1CKIPPS3,T1CKIPPS,3
T1CKIPPS4,T1CKIPPS,4
T1GPPS0,T1GPPS,0
T1GPPS1,T1GPPS,1
T1GPPS2,T1GPPS,2
T1GPPS3,T1GPPS,3
T1GPPS4,T1GPPS,4
T2INPPS0,T2INPPS,0
T2INPPS1,T2INPPS,1
T2INPPS2,T2INPPS,2
T2INPPS3,T2INPPS,3
T2INPPS4,T2INPPS,4
CCP2PPS0,CCP2PPS,0
CCP2PPS1,CCP2PPS,1
CCP2PPS2,CCP2PPS,2
CCP2PPS3,CCP2PPS,3
CCP2PPS4,CCP2PPS,4
ADACTPPS0,ADACTPPS,0
ADACTPPS1,ADACTPPS,1
ADACTPPS2,ADACTPPS,2
ADACTPPS3,ADACTPPS,3
ADACTPPS4,ADACTPPS,4
SSP1CLKPPS0,SSP1CLKPPS,0
SSP1CLKPPS1,SSP1CLKPPS,1
SSP1CLKPPS2,SSP1CLKPPS,2
SSP1CLKPPS3,SSP1CLKPPS,3
SSP1CLKPPS4,SSP1CLKPPS,4
SSP1DATPPS0,SSP1DATPPS,0
SSP1DATPPS1,SSP1DATPPS,1
SSP1DATPPS2,SSP1DATPPS,2
SSP1DATPPS3,SSP1DATPPS,3
SSP1DATPPS4,SSP1DATPPS,4
SSP1SSPPS0,SSP1SSPPS,0
SSP1SSPPS1,SSP1SSPPS,1
SSP1SSPPS2,SSP1SSPPS,2
SSP1SSPPS3,SSP1SSPPS,3
SSP1SSPPS4,SSP1SSPPS,4
RX1DTPPS0,RX1PPS,0
RX1DTPPS1,RX1PPS,1
RX1DTPPS2,RX1PPS,2
RX1DTPPS3,RX1PPS,3
RX1DTPPS4,RX1PPS,4
TX1CKPPS0,CK1PPS,0
TX1CKPPS1,CK1PPS,1
TX1CKPPS2,CK1PPS,2
TX1CKPPS3,CK1PPS,3
TX1CKPPS4,CK1PPS,4
RA0PPS0,RA0PPS,0
RA0PPS1,RA0PPS,1
RA0PPS2,RA0PPS,2
RA0PPS3,RA0PPS,3
RA0PPS4,RA0PPS,4
RA0PPS5,RA0PPS,5
RA2PPS0,RA2PPS,0
RA2PPS1,RA2PPS,1
RA2PPS2,RA2PPS,2
RA2PPS3,RA2PPS,3
RA2PPS4,RA2PPS,4
RA2PPS5,RA2PPS,5
RA4PPS0,RA4PPS,0
RA4PPS1,RA4PPS,1
RA4PPS2,RA4PPS,2
RA4PPS3,RA4PPS,3
RA4PPS4,RA4PPS,4
RA4PPS5,RA4PPS,5
RA5PPS0,RA5PPS,0
RA5PPS1,RA5PPS,1
RA5PPS2,RA5PPS,2
RA5PPS3,RA5PPS,3
RA5PPS4,RA5PPS,4
RA5PPS5,RA5PPS,5
RB4PPS0,RB4PPS,0
RB4PPS1,RB4PPS,1
RB4PPS2,RB4PPS,2
RB4PPS3,RB4PPS,3
RB4PPS4,RB4PPS,4
RB4PPS5,RB4PPS,5
RB5PPS0,RB5PPS,0
RB5PPS1,RB5PPS,1
RB5PPS2,RB5PPS,2
RB5PPS3,RB5PPS,3
RB5PPS4,RB5PPS,4
RB5PPS5,RB5PPS,5
RB6PPS0,RB6PPS,0
RB6PPS1,RB6PPS,1
RB6PPS2,RB6PPS,2
RB6PPS3,RB6PPS,3
RB6PPS4,RB6PPS,4
RB6PPS5,RB6PPS,5
RB7PPS0,RB7PPS,0
RB7PPS1,RB7PPS,1
RB7PPS2,RB7PPS,2
RB7PPS3,RB7PPS,3
RB7PPS4,RB7PPS,4
RB7PPS5,RB7PPS,5
RC0PPS0,RC0PPS,0
RC0PPS1,RC0PPS,1
RC0PPS2,RC0PPS,2
RC0PPS3,RC0PPS,3
RC0PPS4,RC0PPS,4
RC0PPS5,RC0PPS,5
RC2PPS0,RC2PPS,0
RC2PPS1,RC2PPS,1
RC2PPS2,RC2PPS,2
RC2PPS3,RC2PPS,3
RC2PPS4,RC2PPS,4
RC2PPS5,RC2PPS,5
RC3PPS0,RC3PPS,0
RC3PPS1,RC3PPS,1
RC3PPS2,RC3PPS,2
RC3PPS3,RC3PPS,3
RC3PPS4,RC3PPS,4
RC3PPS5,RC3PPS,5
RC4PPS0,RC4PPS,0
RC4PPS1,RC4PPS,1
RC4PPS2,RC4PPS,2
RC4PPS3,RC4PPS,3
RC4PPS4,RC4PPS,4
RC4PPS5,RC4PPS,5
RC5PPS0,RC5PPS,0
RC5PPS1,RC5PPS,1
RC5PPS2,RC5PPS,2
RC5PPS3,RC5PPS,3
RC5PPS4,RC5PPS,4
RC5PPS5,RC5PPS,5
RC6PPS0,RC6PPS,0
RC6PPS1,RC6PPS,1
RC6PPS2,RC6PPS,2
RC6PPS3,RC6PPS,3
RC6PPS4,RC6PPS,4
RC6PPS5,RC6PPS,5
RC7PPS0,RC7PPS,0
RC7PPS1,RC7PPS,1
RC7PPS2,RC7PPS,2
RC7PPS3,RC7PPS,3
RC7PPS4,RC7PPS,4
RC7PPS5,RC7PPS,5
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA4,ANSELA,4
ANSA5,ANSELA,5
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
ODCA0,ODCONA,0
ODCA1,ODCONA,1
ODCA2,ODCONA,2
ODCA4,ODCONA,4
ODCA5,ODCONA,5
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
ANSB4,ANSELB,4
ANSB5,ANSELB,5
ANSB6,ANSELB,6
ANSB7,ANSELB,7
WPUB4,WPUB,4
WPUB5,WPUB,5
WPUB6,WPUB,6
WPUB7,WPUB,7
ODCB4,ODCONB,4
ODCB5,ODCONB,5
ODCB6,ODCONB,6
ODCB7,ODCONB,7
SLRB4,SLRCONB,4
SLRB5,SLRCONB,5
SLRB6,SLRCONB,6
SLRB7,SLRCONB,7
INLVLB4,INLVLB,4
INLVLB5,INLVLB,5
INLVLB6,INLVLB,6
INLVLB7,INLVLB,7
IOCBP4,IOCBP,4
IOCBP5,IOCBP,5
IOCBP6,IOCBP,6
IOCBP7,IOCBP,7
IOCBN4,IOCBN,4
IOCBN5,IOCBN,5
IOCBN6,IOCBN,6
IOCBN7,IOCBN,7
IOCBF4,IOCBF,4
IOCBF5,IOCBF,5
IOCBF6,IOCBF,6
IOCBF7,IOCBF,7
ANSC0,ANSELC,0
ANSC1,ANSELC,1
ANSC2,ANSELC,2
ANSC3,ANSELC,3
ANSC4,ANSELC,4
ANSC5,ANSELC,5
ANSC6,ANSELC,6
ANSC7,ANSELC,7
WPUC0,WPUC,0
WPUC1,WPUC,1
WPUC2,WPUC,2
WPUC3,WPUC,3
WPUC4,WPUC,4
WPUC5,WPUC,5
WPUC6,WPUC,6
WPUC7,WPUC,7
ODCC0,ODCONC,0
ODCC1,ODCONC,1
ODCC2,ODCONC,2
ODCC3,ODCONC,3
ODCC4,ODCONC,4
ODCC5,ODCONC,5
ODCC6,ODCONC,6
ODCC7,ODCONC,7
SLRC0,SLRCONC,0
SLRC1,SLRCONC,1
SLRC2,SLRCONC,2
SLRC3,SLRCONC,3
SLRC4,SLRCONC,4
SLRC5,SLRCONC,5
SLRC6,SLRCONC,6
SLRC7,SLRCONC,7
INLVLC0,INLVLC,0
INLVLC1,INLVLC,1
INLVLC2,INLVLC,2
INLVLC3,INLVLC,3
INLVLC4,INLVLC,4
INLVLC5,INLVLC,5
INLVLC6,INLVLC,6
INLVLC7,INLVLC,7
IOCCP0,IOCCP,0
IOCCP1,IOCCP,1
IOCCP2,IOCCP,2
IOCCP3,IOCCP,3
IOCCP4,IOCCP,4
IOCCP5,IOCCP,5
IOCCP6,IOCCP,6
IOCCP7,IOCCP,7
IOCCN0,IOCCN,0
IOCCN1,IOCCN,1
IOCCN2,IOCCN,2
IOCCN3,IOCCN,3
IOCCN4,IOCCN,4
IOCCN5,IOCCN,5
IOCCN6,IOCCN,6
IOCCN7,IOCCN,7
IOCCF0,IOCCF,0
IOCCF1,IOCCF,1
IOCCF2,IOCCF,2
IOCCF3,IOCCF,3
IOCCF4,IOCCF,4
IOCCF5,IOCCF,5
IOCCF6,IOCCF,6
IOCCF7,IOCCF,7
STKPTR0,STKPTR,0
STKPTR1,STKPTR,1
STKPTR2,STKPTR,2
STKPTR3,STKPTR,3
STKPTR4,STKPTR,4
TOSL0,TOSL,0
TOSL1,TOSL,1
TOSL2,TOSL,2
TOSL3,TOSL,3
TOSL4,TOSL,4
TOSL5,TOSL,5
TOSL6,TOSL,6
TOSL7,TOSL,7
TOSH0,TOSH,0
TOSH1,TOSH,1
TOSH2,TOSH,2
TOSH3,TOSH,3
TOSH4,TOSH,4
TOSH5,TOSH,5
TOSH6,TOSH,6
TOSH7,TOSH,7
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6
ADCS0,ADCON1,4
ADCS1,ADCON1,5
ADCS2,ADCON1,6

[FreeRAM]
20:7F
A0:EF
120:16F
1A0:1EF
220:26F
2A0:2EF
320:36F
3A0:3EF
420:46F
4A0:4EF
520:56F
5A0:5EF
620:64F

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-DIP]
19,RA0(IO)
18,RA1(IO)
17,RA2(IO)
4,RA3(IO)
3,RA4(IO)
2,RA5(IO)
13,RB4(IO)
12,RB5(IO)
11,RB6(IO)
10,RB7(IO)
16,RC0(IO)
15,RC1(IO)
14,RC2(IO)
7,RC3(IO)
6,RC4(IO)
5,RC5(IO)
8,RC6(IO)
9,RC7(IO)
20,Vss
1,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
FEXTOSC=ECH,ECL,OFF
RSTOSC=EXTOSC,HFINTOSC_1MHZ,LFINTOSC,HFINTOSC_32MHZ
CLKOUTEN=ON,OFF
VDDAR=HI,LO
MCLRE=EXTMCLR,INTMCLR
PWRTS=PWRT_OFF,PWRT_64,PWRT_16,PWRT_1
WDTE=ON,NSLEEP,SWDTEN,OFF
BOREN=ON,NSLEEP,SBOREN,OFF
BORV=LO,HI
PPS1WAY=ON,OFF
STVREN=ON,OFF
BBSIZE=BB512,BB1K,BB2K,BB4K,BB8K,BB16K,BB32K,BB64K
BBEN=OFF,ON
SAFEN=OFF,ON
WRTAPP=OFF,ON
WRTB=OFF,ON
WRTC=OFF,ON
WRTSAF=OFF,ON
LVP=ON,OFF
CP=OFF,ON

[Config]
'For details of the config addresses see the microcontroller datasheet
FEXTOSC_ECH,1,16383
FEXTOSC_ECL,1,16382
FEXTOSC_OFF,1,16381
RSTOSC_EXTOSC,1,16383
RSTOSC_HFINTOSC_1MHZ,1,16367
RSTOSC_LFINTOSC,1,16351
RSTOSC_HFINTOSC_32MHZ,1,16335
CLKOUTEN_ON,1,16127
CLKOUTEN_OFF,1,16383
VDDAR_HI,1,16383
VDDAR_LO,1,12287
MCLRE_EXTMCLR,2,16383
MCLRE_INTMCLR,2,16382
PWRTS_PWRT_OFF,2,16383
PWRTS_PWRT_64,2,16381
PWRTS_PWRT_16,2,16379
PWRTS_PWRT_1,2,16377
WDTE_ON,2,16383
WDTE_NSLEEP,2,16375
WDTE_SWDTEN,2,16367
WDTE_OFF,2,16359
BOREN_ON,2,16383
BOREN_NSLEEP,2,16319
BOREN_SBOREN,2,16255
BOREN_OFF,2,16191
BORV_LO,2,16383
BORV_HI,2,15871
PPS1WAY_ON,2,16383
PPS1WAY_OFF,2,14335
STVREN_ON,2,16383
STVREN_OFF,2,12287
BBSIZE_BB512,4,16383
BBSIZE_BB1K,4,16382
BBSIZE_BB2K,4,16381
BBSIZE_BB4K,4,16380
BBSIZE_BB8K,4,16379
BBSIZE_BB16K,4,16378
BBSIZE_BB32K,4,16377
BBSIZE_BB64K,4,16376
BBEN_OFF,4,16383
BBEN_ON,4,16375
SAFEN_OFF,4,16383
SAFEN_ON,4,16367
WRTAPP_OFF,4,16383
WRTAPP_ON,4,16255
WRTB_OFF,4,16383
WRTB_ON,4,16127
WRTC_OFF,4,16383
WRTC_ON,4,15871
WRTSAF_OFF,4,16383
WRTSAF_ON,4,14335
LVP_ON,4,16383
LVP_OFF,4,8191
CP_OFF,5,16383
CP_ON,5,16382
IDLOC0,5,32768
IDLOC1,5,32769
IDLOC2,5,32769
IDLOC3,5,32770
IDLOC4,5,32770
IDLOC5,5,32771
IDLOC6,5,32771
IDLOC7,5,32772

