<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L2_out527'" level="0">
<item name = "Date">Fri May 28 08:42:56 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel3_u250</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.217 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13315, 13315, 44.379 us, 44.379 us, 13315, 13315, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">13313, 13313, 3, 1, 1, 13312, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 169, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1737_fu_116_p2">+, 0, 0, 14, 14, 1</column>
<column name="add_ln899_fu_162_p2">+, 0, 0, 14, 14, 1</column>
<column name="c3_V_fu_122_p2">+, 0, 0, 4, 3, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_147">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op25_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1737_fu_110_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="icmp_ln87935_fu_134_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln879_fu_128_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln899_fu_140_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1737_fu_154_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln879_fu_146_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln899_fu_168_p3">select, 0, 0, 14, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_tmp_V_reg_100">15, 3, 64, 192</column>
<column name="fifo_C_drain_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_local_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten11_reg_89">9, 2, 14, 28</column>
<column name="indvar_flatten31_reg_67">9, 2, 14, 28</column>
<column name="p_079_0_reg_78">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_reg_100">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_V_reg_100">64, 0, 64, 0</column>
<column name="icmp_ln1737_reg_176">1, 0, 1, 0</column>
<column name="icmp_ln1737_reg_176_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_89">14, 0, 14, 0</column>
<column name="indvar_flatten31_reg_67">14, 0, 14, 0</column>
<column name="p_079_0_reg_78">3, 0, 3, 0</column>
<column name="select_ln879_reg_185">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L2_out527, return value</column>
<column name="fifo_C_drain_in_V_V_dout">in, 64, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_din">out, 64, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_full_n">in, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_write">out, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_dout">in, 64, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
