[1] A. Sembrant, E. Hagersten, and D. Black-Schaffer, “The Direct-to-Data (D2D)
Cache: Navigating the Cache Hierarchy with a Single Lookup,” in Proc. Int.
Symposium on Computer Architecture (ISCA), 2014.

[2] C. Kim, D. Burger, and S. W. Keckler, “An adaptive, non-uniform cache
structure for wire-delay dominated on-chip caches,” in Proc. Int. Conference
on Architectural Support for Programming Languages and Operating Systems

[3] Z. Chishti, M. D. Powell, and T. N. Vijaykumar, “Distance Associativity for
High-Performance Energy-Efficient Non-Uniform Cache Architectures,” in Proc.
Int. Symposium on Microarchitecture (MICRO), 2003.

[4] B. M. Beckmann and D. A. Wood, “Managing Wire Delay in Large ChipMultiprocessor Caches,” in Proc. Int. Symposium on Microarchitecture (MICRO), 2004.

[5] N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, “Reactive NUCA:
Near-optimal Block Placement and Replication in Distributed Caches,” in Proc.
Int. Symposium on Computer Architecture (ISCA), 2009.

[6] S. Cho and L. Jin, “Managing distributed, shared 12 caches through os-level
page allocation,” in Proc. Int. Symposium on Microarchitecture (MICRO), 2006.

[7] H. Hossain, §. Dwarkadas, and M. C. Huang, “DDCache: Decoupled and
Delegable Cache Data and Metadata,” in Proc. Int. Conference on Parallel
Architectures and Compilation Techniques (PACT), 2009.

[8] B. A. Cuesta, A. Ros, M. E. Gémez, A. Robles, and J. F. Duato, “Increasing
the Effectiveness of Directory Caches by Deactivating Coherence for Private
Memory Blocks,” in Proc. Int. Symposium on Computer Architecture (ISCA),
2011.

[9] A. Ros, P. Xekalakis, M. Cintra, M. E. Acacio, and J. M. Garefa, “ASCIB:
Adaptive Selection of Cache Indexing Bits for Removing Conflict Misses,” in
Proc. Int. Symposium on Low Power Electronics and Design (ISLPED), 2012.

[10] A. Ros, B. Cuesta, M. E. Gémez, A. Robles, and J. Duato, “Temporal-Aware
Mechanism to Detect Private Data in Chip Multiprocessors,” in Proc. Int.
Conference on Parallel Processing (ICPP), 2013.

[11] M. Davari, A. Ros, E. Hagersten, and S. Kaxiras, “The Effects of Granularity
and Adaptivity on Private/Shared Classification for Coherence,’ ACM Trans.
Archit. Code Optim., vol. 12, no. 3, pp. 26:1-26:21, Aug. 2015.

[12] J. Gaur, M. Chaudhuri, and S. Subramoney, “Bypass and Insertion Algorithms
for Exclusive Last-level Caches,” in Proc. Int. Symposium on Computer Architecture (ISCA), 2011.

[13] L. Li, D. Tong, Z. Xie, J. Lu, and X. Cheng, “Optimal Bypass Monitor for
High Performance Last-level Caches,” in Proc. Int. Conference on Parallel
Architectures and Compilation Techniques (PACT), 2012.

[14] V. Seshadri, O. Mutlu, M. A. Kozuch, and T. C. Mowry, “The Evicted-address
Filter: A Unified Mechanism to Address Both Cache Pollution and Thrashing,”
in Proc. Int. Conference on Parallel Architectures and Compilation Techniques
(PACT), 2012,

[15] N. Duong, D. Zhao, T. Kim, R. Cammarota, M. Valero, and A. V. Veidenbaum,
“Improving Cache Management Policies Using Dynamic Reuse Distances,” in
Proc. Int. Symposium on Microarchitecture (MICRO), 2012.

[16] M. K. Qureshi and G. H. Loh, “Fundamental Latency Trade-off in Architecting
DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and
Practical Design,” in Proc. Int. Symposium on Microarchitecture (MICRO), 2012.

[17] M. Chaudhuri, J. Gaur, N. Bashyam, S. Subramoney, and J. Nuzman, “Introducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level
Caches,” in Proc. Int. Conference on Parallel Architectures and Compilation
Techniques (PACT), 2012.

[18] S. Gupta, H. Gao, and H. Zhou, “Adaptive Cache Bypassing for Inclusive Last
Level Caches,” 2013.

[19] J. Albericio, P. Ibdfiez, V. Vifials, and J. M. Llaberia, “The Reuse Cache:
Downsizing the Shared Last-level Cache,” in Proc. Int. Symposium on Microarchitecture (MICRO), 2013.

[20] A. Agarwal and S. D. Pudar, “Column-associative Caches: A Technique for
Reducing the Miss Rate of Direct-mapped Caches,” in Proc. Int. Symposium on
Computer Architecture (ISCA), 1993.

[21] C. Zhang, “Balanced Cache: Reducing Conflict Misses of Direct-Mapped
Caches,” in Proc. Int. Symposium on Computer Architecture (ISCA), 2006.

[22] J. Chang and G. S. Sohi, “Cooperative Caching for Chip Multiprocessors,” in
Proc. Int. Symposium on Computer Architecture (ISCA), 2006.

[23] M. Zhang and K, Asanovic, “Victim Replication: Maximizing Capacity While
Hiding Wire Delay in Tiled Chip Multiprocessors,” in Proc. Int. Symposium on
Computer Architecture (ISCA), 2005.

[24] E. Hagersten and M. Koster, “WildFire: A Scalable Path for SMPs,” in Proc.
Int. Symposium on High-Performance Computer Architecture (HPCA), 1999.

[25] M. Kharbutli, K. Irwin, Y. Solihin, and J. Lee, “Using Prime Numbers for
Cache Indexing to Eliminate Conflict Misses,” in Proc. Int. Symposium on HighPerformance Computer Architecture (HPCA), 2004.

[26] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu,
J. Hestness, D, R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib,
N. Vaish, M. D. Hill, and D. A. Wood, “The gem5 Simulator,’ SIGARCH
Comput. Archit. News, 2011.

[27] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A Tool
to Model Large Caches,” Hewlett Packard Labs, Tech. Rep., 2009.

[28] S. Li, J. H. Abn, R. D, Strong, J. B. Brockman, D. M. Tullsen, and N. P.
Jouppi, “McPAT: An Integrated Power, Area, and Timing Modeling Framework
for Multicore and Manycore Architectures,” in Proc. Int. Symposium on Microarchitecture (MICRO), 2009.

[29] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec benchmark suite:
Characterization and architectural implications,” in Proc. Int. Conference on
Parallel Architectures and Compilation Techniques (PACT), 2008.

[30] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, “The SPLASH-2
Programs: Characterization and Methodological Considerations,” in Proc. Int.
Symposium on Computer Architecture (ISCA), 1995.

[31] C. Bienia, S. Kumar, and K. Li, “Parsee vs, splash-2: A quantitative comparison
of two multithreaded benchmark suites on chip-multiprocessors,” in Proc. Int.
Symposium on Workload Characterization (IISWC), 2008.

[32] Telemetry, https://www.chromium.org/developers/telemetry.

[33] J. L. Henning, “SPEC CPU2006 Benchmark Descriptions,’ SIGARCH Comput.
Archit. News, 2006.

[34] Transaction Processing Performance Council, http:/Avwwtpc.org/.

[35] A. Sandberg, “NoMali: Understanding the Impact of Software Rendering Using
a Stub GPU,” in Second gem5 User Workshop, 2015.

[36] R. de Jong and A. Sandberg, “Mobile Benchmarking Done Right: Understanding
the System Impact of Mobile GPUs,” in Proc. Int. Symposium on Performance
Analysis of Systems & Software (ISPASS), 2016.

[37] J. Zebchuk, E. Safi, and A. Moshovos, “A Framework for Coarse-Grain
Optimizations in the On-Chip Memory Hierarchy,” in Proc. Int. Symposium
on Microarchitecture (MICRO), 2007.

[38] A. Seznec, “Don’T Use the Page Number, but a Pointer to It,” in Proc. Int.
Symposium on Computer Architecture (ISCA), 1996.

[39] M. Boettcher, G. Gabrielli, B. M. Al-Hashimi, and D, Kershaw, “MALEC: A
Multiple Access Low Energy Cache,” 2013.

[40] A. Sembrant, E, Hagersten, and D. Black-Schaffer, “TLC: A Tag-Less Cache
for Reducing Dynamic First Level Cache Energy,” in Proc. Int. Symposium on
Microarchitecture (MICRO), 2013.

[41] E. G. Hallnor and S. K. Reinhardt, “A fully associative software-managed cache
design,” in Proc. Int. Symposium on Computer Architecture (ISCA), 2000.

[42] H. Hossain, S. Dwarkadas, and M. C. Huang, “POPS: Coherence Protocol
Optimization for Both Private and Shared Data,” in Proc. Int. Conference on
Parallel Architectures and Compilation Techniques (PACT), 2011.

[43] S. H. Pugsley, J. B. Spjut, D. W. Nellans, and R. Balasubramonian, “SWEL:
Hardware Cache Coherence Protocols to Map Shared Data onto Shared Caches,”
in Proc. Int. Conference on Parallel Architectures and Compilation Techniques
(PACT), 2010.

[44] D. Kim, J. Ahn, J. Kim, and J. Huh, “Subspace Snooping: Filtering Snoops with
Operating System Support,” in Proc. Int. Conference on Parallel Architectures
and Compilation Techniques (PACT), 2010.

[45] A. Charlesworth, “The sun fireplane system interconnect,” in Supercomputing,
ACMAEEE 2001 Conference, Nov 2001, pp. 2-2.