Return-Path: <linux-mmc-owner@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id C4F9B537425
	for <lists+linux-mmc@lfdr.de>; Mon, 30 May 2022 06:46:53 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S232417AbiE3Equ (ORCPT <rfc822;lists+linux-mmc@lfdr.de>);
        Mon, 30 May 2022 00:46:50 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52466 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S231216AbiE3Eqt (ORCPT
        <rfc822;linux-mmc@vger.kernel.org>); Mon, 30 May 2022 00:46:49 -0400
Received: from mga14.intel.com (mga14.intel.com [192.55.52.115])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C0B2F2723
        for <linux-mmc@vger.kernel.org>; Sun, 29 May 2022 21:46:47 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1653886007; x=1685422007;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=2bOUECGjjL8mRUd1UeTgsWk3F38OCMWtlMYssN79A+A=;
  b=TNEmqSz+bcDtALuqgpI7irEhM3Yr8RK8qO5jCXCfeLWgzwQ/FbWihsnG
   HOdd2J51P3VFsuNOxQLCeTY/fLMVtw+8NqclbA4/M+xm9mM91+I9elFl4
   DYlO4ifDk3ysHv3It13/yTqYY3Lt4a4utSTLIP72iplJ3eHYZScpZptth
   NiFY7TgK/lPOOJMHwYNf4zQR/+3gUu/CJZDVEGa4nl0cWxEZ0Ub4sqgEm
   pZ3ygT2ilZiLOjdfq4Wp/79CM/4mGvxHA1NRyxgztbpDzFmuSue/LRRo+
   +X/iTtXJUXT7Hy2pbwks7Db36uYJHpl/U15y+CSPFE1gQOZNP2LyWOc9C
   A==;
X-IronPort-AV: E=McAfee;i="6400,9594,10362"; a="274982338"
X-IronPort-AV: E=Sophos;i="5.91,261,1647327600"; 
   d="scan'208";a="274982338"
Received: from orsmga008.jf.intel.com ([10.7.209.65])
  by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 29 May 2022 21:46:46 -0700
X-IronPort-AV: E=Sophos;i="5.91,261,1647327600"; 
   d="scan'208";a="604989780"
Received: from ahunter6-mobl1.ger.corp.intel.com (HELO [10.0.2.15]) ([10.252.41.117])
  by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 29 May 2022 21:46:43 -0700
Message-ID: <521115fb-9bbc-0976-2cae-24b9c3e27e3a@intel.com>
Date:   Mon, 30 May 2022 07:46:39 +0300
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Firefox/91.0 Thunderbird/91.9.1
Subject: Re: [RESEND] mmc: sdhci-pci-gli: Improve Random 4K Read Performance
 of GL9763E
Content-Language: en-US
To:     Lai Jason <jasonlai.genesyslogic@gmail.com>
Cc:     Ulf Hansson <ulf.hansson@linaro.org>,
        linux-mmc <linux-mmc@vger.kernel.org>,
        Ben Chuang <ben.chuang@genesyslogic.com.tw>,
        =?UTF-8?B?R3JlZ1R1W+adnOWVn+i7kl0=?= <greg.tu@genesyslogic.com.tw>,
        SeanHY.chen@genesyslogic.com.tw,
        Jason Lai <jason.lai@genesyslogic.com.tw>,
        victor.shih@genesyslogic.com.tw,
        Renius Chen <reniuschengl@gmail.com>
References: <20220526070819.22151-1-jason.lai@genesyslogic.com.tw>
 <e1e83c5e-2c73-baa6-16fa-ddadbc278aec@intel.com>
 <CAG0XXUHCd=fsR37KRbDjh4O+zn7bZfyQ0syDZvR7-Hk3RZH4EA@mail.gmail.com>
From:   Adrian Hunter <adrian.hunter@intel.com>
Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki,
 Business Identity Code: 0357606 - 4, Domiciled in Helsinki
In-Reply-To: <CAG0XXUHCd=fsR37KRbDjh4O+zn7bZfyQ0syDZvR7-Hk3RZH4EA@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
X-Spam-Status: No, score=-9.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,
        RCVD_IN_DNSWL_HI,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-mmc.vger.kernel.org>
X-Mailing-List: linux-mmc@vger.kernel.org

On 30/05/22 06:11, Lai Jason wrote:
> Hi Adrian,
> 
> Please see my reply below.
> 
> On Fri, May 27, 2022 at 4:54 PM Adrian Hunter <adrian.hunter@intel.com> wrote:
>>
>> On 26/05/22 10:08, jasonlai.genesyslogic@gmail.com wrote:
>>> From: Jason Lai <jasonlai.genesyslogic@gmail.com>
>>>
>>> Resend this patch due to code base updated to 5.18.0-rc3.
>>>
>>> This patch is based on patch [1] and remove data transfer length checking.
>>>
>>> Due to flaws in hardware design, GL9763E takes long time to exit from L1
>>> state. The I/O performance will suffer severe impact if it often enter and
>>> and exit L1 state.
>>>
>>> Unfortunately, entering and exiting L1 state is signal handshake in
>>> physical layer, software knows nothiong about it. The only way to stop
>>> entering L1 state is to disable hardware LPM negotiation on GL9763E.
>>>
>>> To improve read performance and take battery life into account, we reject
>>> L1 negotiation while executing MMC_READ_MULTIPLE_BLOCK command and enable L1
>>> negotiation again when receiving non-MMC_READ_MULTIPLE_BLOCK command.
>>>
>>> [1]
>>> https://patchwork.kernel.org/project/linux-mmc/list/?series=510801&archive
>>> =both
>>
>> Really needs Ulf's response, but a minor comment below.
>>
>>>
>>> Signed-off-by: Renius Chen <reniuschengl@gmail.com>
>>> Signed-off-by: Jason Lai <jason.lai@genesyslogic.com.tw>
>>> ---
>>>  drivers/mmc/host/sdhci-pci-gli.c | 60 +++++++++++++++++++++++++++++++-
>>>  1 file changed, 59 insertions(+), 1 deletion(-)
>>>
>>> diff --git a/drivers/mmc/host/sdhci-pci-gli.c b/drivers/mmc/host/sdhci-pci-gli.c
>>> index d09728c37d03..86200b73c0b0 100644
>>> --- a/drivers/mmc/host/sdhci-pci-gli.c
>>> +++ b/drivers/mmc/host/sdhci-pci-gli.c
>>> @@ -95,9 +95,12 @@
>>>  #define PCIE_GLI_9763E_SCR    0x8E0
>>>  #define   GLI_9763E_SCR_AXI_REQ         BIT(9)
>>>
>>> +#define PCIE_GLI_9763E_CFG       0x8A0
>>> +#define   GLI_9763E_CFG_LPSN_DIS   BIT(12)
>>> +
>>>  #define PCIE_GLI_9763E_CFG2      0x8A4
>>>  #define   GLI_9763E_CFG2_L1DLY     GENMASK(28, 19)
>>> -#define   GLI_9763E_CFG2_L1DLY_MID 0x54
>>> +#define   GLI_9763E_CFG2_L1DLY_MID 0x54              // Set L1 entry delay time to 21us
>>>
>>>  #define PCIE_GLI_9763E_MMC_CTRL  0x960
>>>  #define   GLI_9763E_HS400_SLOW     BIT(3)
>>> @@ -144,6 +147,10 @@
>>>
>>>  #define GLI_MAX_TUNING_LOOP 40
>>>
>>> +struct gli_host {
>>> +     bool lpm_negotiation_enabled;
>>> +};
>>> +
>>>  /* Genesys Logic chipset */
>>>  static inline void gl9750_wt_on(struct sdhci_host *host)
>>>  {
>>> @@ -818,6 +825,53 @@ static void sdhci_gl9763e_dumpregs(struct mmc_host *mmc)
>>>       sdhci_dumpregs(mmc_priv(mmc));
>>>  }
>>>
>>> +static void gl9763e_set_low_power_negotiation(struct sdhci_pci_slot *slot, bool enable)
>>> +{
>>> +     struct pci_dev *pdev = slot->chip->pdev;
>>> +     u32 value;
>>> +
>>> +     pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
>>> +     value &= ~GLI_9763E_VHS_REV;
>>> +     value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_W);
>>> +     pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
>>> +
>>> +     pci_read_config_dword(pdev, PCIE_GLI_9763E_CFG, &value);
>>> +
>>> +     if (enable)
>>> +             value &= ~GLI_9763E_CFG_LPSN_DIS;
>>> +     else
>>> +             value |= GLI_9763E_CFG_LPSN_DIS;
>>> +
>>> +     pci_write_config_dword(pdev, PCIE_GLI_9763E_CFG, value);
>>> +
>>> +     pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
>>> +     value &= ~GLI_9763E_VHS_REV;
>>> +     value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_R);
>>> +     pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
>>> +}
>>> +
>>> +static void gl9763e_request(struct mmc_host *mmc, struct mmc_request *mrq)
>>> +{
>>> +     struct sdhci_host *host = mmc_priv(mmc);
>>> +     struct mmc_command *cmd;
>>> +     struct sdhci_pci_slot *slot = sdhci_priv(host);
>>> +     struct gli_host *gli_host = sdhci_pci_priv(slot);
>>> +
>>> +     cmd = mrq->cmd;
>>> +
>>> +     if (cmd && (cmd->opcode == MMC_READ_MULTIPLE_BLOCK) && gli_host->lpm_negotiation_enabled) {
>>> +             gl9763e_set_low_power_negotiation(slot, false);
>>> +             gli_host->lpm_negotiation_enabled = false;
>>> +     } else {
>>> +             if (gli_host->lpm_negotiation_enabled == false) {
>>
>> Is this logic right?  Wouldn't it also get here with
> 
> No, the logic is wrong. The original intention of my design is keeping LPM
> negotiation disabled from arriving of READ_MULTIPLE_BLOCK command to
> arriving of non-READ_MULTIPLE_BLOCK command. So The piece of code should be
> written as below:
> if (cmd && (cmd->opcode == MMC_READ_MULTIPLE_BLOCK)) {
>         if (gli_host->lpm_negotiation_enabled) {
>                 gl9763e_set_low_power_negotiation(slot, false);
>                 gli_host->lpm_negotiation_enabled = false;
>         }
> } else {
>         if (gli_host->lpm_negotiation_enabled == false) {
>                 gl9763e_set_low_power_negotiation(slot, true);
>                 gli_host->lpm_negotiation_enabled = true;
>         }
> }
> 
> Am I correct?

Looks better.  You might want to consider a wrapper function like:

static void gl9763e_set_lpm_negotiation(struct sdhci_pci_slot *slot, bool enable)
{
	if (gli_host->lpm_negotiation_enabled == enable)
		return;

	gli_host->lpm_negotiation_enabled = enable;

	gl9763e_set_low_power_negotiation(slot, enable);
}


> 
> regards,
> Jason Lai
> 
>>         cmd->opcode == MMC_READ_MULTIPLE_BLOCK &&
>>         gli_host->lpm_negotiation_enabled == false
>>
>> and then you don't want the following?
>>
>>> +                     gl9763e_set_low_power_negotiation(slot, true);
>>> +                     gli_host->lpm_negotiation_enabled = true;
>>> +             }
>>> +     }
>>> +
>>> +     sdhci_request(mmc, mrq);
>>> +}
>>> +
>>>  static void sdhci_gl9763e_cqe_pre_enable(struct mmc_host *mmc)
>>>  {
>>>       struct cqhci_host *cq_host = mmc->cqe_private;
>>> @@ -1016,6 +1070,9 @@ static int gli_probe_slot_gl9763e(struct sdhci_pci_slot *slot)
>>>       gli_pcie_enable_msi(slot);
>>>       host->mmc_host_ops.hs400_enhanced_strobe =
>>>                                       gl9763e_hs400_enhanced_strobe;
>>> +
>>> +     host->mmc_host_ops.request = gl9763e_request;
>>> +
>>>       gli_set_gl9763e(slot);
>>>       sdhci_enable_v4_mode(host);
>>>
>>> @@ -1109,4 +1166,5 @@ const struct sdhci_pci_fixes sdhci_gl9763e = {
>>>       .allow_runtime_pm = true,
>>>  #endif
>>>       .add_host       = gl9763e_add_host,
>>> +     .priv_size      = sizeof(struct gli_host),
>>>  };
>>

