

================================================================
== Vivado HLS Report for 'spmv_kernel'
================================================================
* Date:           Sat May  8 21:39:12 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_spmv_naive_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.353 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    29508|    29508| 0.148 ms | 0.148 ms |  29505|  29505| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |spmv_kernel_Loop_3_p_U0  |spmv_kernel_Loop_3_p  |    29504|    29504|  0.148 ms |  0.148 ms |  29504|  29504|   none  |
        |spmv_kernel_Loop_2_p_U0  |spmv_kernel_Loop_2_p  |     3280|     3280| 16.400 us | 16.400 us |   3280|   3280|   none  |
        |spmv_kernel_Loop_1_p_U0  |spmv_kernel_Loop_1_p  |      259|      259|  1.295 us |  1.295 us |    259|    259|   none  |
        |spmv_kernel_Loop_4_p_U0  |spmv_kernel_Loop_4_p  |      259|      259|  1.295 us |  1.295 us |    259|    259|   none  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        0|      -|      20|    176|    -|
|Instance         |        -|      5|    1042|   1396|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1071|   1672|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |spmv_kernel_Loop_1_p_U0  |spmv_kernel_Loop_1_p  |        0|      0|   50|   104|    0|
    |spmv_kernel_Loop_2_p_U0  |spmv_kernel_Loop_2_p  |        0|      0|   85|   110|    0|
    |spmv_kernel_Loop_3_p_U0  |spmv_kernel_Loop_3_p  |        0|      5|  839|  1069|    0|
    |spmv_kernel_Loop_4_p_U0  |spmv_kernel_Loop_4_p  |        0|      0|   68|   113|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|      5| 1042|  1396|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+-----+------+-----+---------+
    |cols_fifo_V_U     |        0|  5|   0|    -|     2|   32|       64|
    |results_fifo_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |rows_fifo_V_U     |        0|  5|   0|    -|     2|   32|       64|
    |values_fifo_V_U   |        0|  5|   0|    -|     2|   32|       64|
    +------------------+---------+---+----+-----+------+-----+---------+
    |Total             |        0| 20|   0|    0|     8|  128|      256|
    +------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |spmv_kernel_Loop_1_p_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |spmv_kernel_Loop_2_p_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |spmv_kernel_Loop_3_p_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |spmv_kernel_Loop_1_p_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |spmv_kernel_Loop_2_p_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |spmv_kernel_Loop_3_p_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_spmv_kernel_Loop_1_p_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_spmv_kernel_Loop_2_p_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_spmv_kernel_Loop_3_p_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  46|          14|          11|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_spmv_kernel_Loop_1_p_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_spmv_kernel_Loop_2_p_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_spmv_kernel_Loop_3_p_U0_ap_ready  |   9|          2|    1|          2|
    |spmv_kernel_Loop_1_p_U0_ap_ready_count        |   9|          2|    2|          4|
    |spmv_kernel_Loop_2_p_U0_ap_ready_count        |   9|          2|    2|          4|
    |spmv_kernel_Loop_3_p_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  54|         12|    9|         18|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_spmv_kernel_Loop_1_p_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_spmv_kernel_Loop_2_p_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_spmv_kernel_Loop_3_p_U0_ap_ready  |  1|   0|    1|          0|
    |spmv_kernel_Loop_1_p_U0_ap_ready_count        |  2|   0|    2|          0|
    |spmv_kernel_Loop_2_p_U0_ap_ready_count        |  2|   0|    2|          0|
    |spmv_kernel_Loop_3_p_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  9|   0|    9|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|rows_length_address0  | out |    8|  ap_memory |  rows_length |     array    |
|rows_length_ce0       | out |    1|  ap_memory |  rows_length |     array    |
|rows_length_d0        | out |   32|  ap_memory |  rows_length |     array    |
|rows_length_q0        |  in |   32|  ap_memory |  rows_length |     array    |
|rows_length_we0       | out |    1|  ap_memory |  rows_length |     array    |
|rows_length_address1  | out |    8|  ap_memory |  rows_length |     array    |
|rows_length_ce1       | out |    1|  ap_memory |  rows_length |     array    |
|rows_length_d1        | out |   32|  ap_memory |  rows_length |     array    |
|rows_length_q1        |  in |   32|  ap_memory |  rows_length |     array    |
|rows_length_we1       | out |    1|  ap_memory |  rows_length |     array    |
|cols_address0         | out |   12|  ap_memory |     cols     |     array    |
|cols_ce0              | out |    1|  ap_memory |     cols     |     array    |
|cols_d0               | out |   32|  ap_memory |     cols     |     array    |
|cols_q0               |  in |   32|  ap_memory |     cols     |     array    |
|cols_we0              | out |    1|  ap_memory |     cols     |     array    |
|cols_address1         | out |   12|  ap_memory |     cols     |     array    |
|cols_ce1              | out |    1|  ap_memory |     cols     |     array    |
|cols_d1               | out |   32|  ap_memory |     cols     |     array    |
|cols_q1               |  in |   32|  ap_memory |     cols     |     array    |
|cols_we1              | out |    1|  ap_memory |     cols     |     array    |
|values_address0       | out |   12|  ap_memory |    values    |     array    |
|values_ce0            | out |    1|  ap_memory |    values    |     array    |
|values_d0             | out |   32|  ap_memory |    values    |     array    |
|values_q0             |  in |   32|  ap_memory |    values    |     array    |
|values_we0            | out |    1|  ap_memory |    values    |     array    |
|values_address1       | out |   12|  ap_memory |    values    |     array    |
|values_ce1            | out |    1|  ap_memory |    values    |     array    |
|values_d1             | out |   32|  ap_memory |    values    |     array    |
|values_q1             |  in |   32|  ap_memory |    values    |     array    |
|values_we1            | out |    1|  ap_memory |    values    |     array    |
|y_address0            | out |    8|  ap_memory |       y      |     array    |
|y_ce0                 | out |    1|  ap_memory |       y      |     array    |
|y_d0                  | out |   32|  ap_memory |       y      |     array    |
|y_q0                  |  in |   32|  ap_memory |       y      |     array    |
|y_we0                 | out |    1|  ap_memory |       y      |     array    |
|y_address1            | out |    8|  ap_memory |       y      |     array    |
|y_ce1                 | out |    1|  ap_memory |       y      |     array    |
|y_d1                  | out |   32|  ap_memory |       y      |     array    |
|y_q1                  |  in |   32|  ap_memory |       y      |     array    |
|y_we1                 | out |    1|  ap_memory |       y      |     array    |
|x_address0            | out |    8|  ap_memory |       x      |     array    |
|x_ce0                 | out |    1|  ap_memory |       x      |     array    |
|x_d0                  | out |   32|  ap_memory |       x      |     array    |
|x_q0                  |  in |   32|  ap_memory |       x      |     array    |
|x_we0                 | out |    1|  ap_memory |       x      |     array    |
|x_address1            | out |    8|  ap_memory |       x      |     array    |
|x_ce1                 | out |    1|  ap_memory |       x      |     array    |
|x_d1                  | out |   32|  ap_memory |       x      |     array    |
|x_q1                  |  in |   32|  ap_memory |       x      |     array    |
|x_we1                 | out |    1|  ap_memory |       x      |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_done               | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
+----------------------+-----+-----+------------+--------------+--------------+

