$date
	Fri Mar  6 16:54:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_regN $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ rst $end
$var reg 1 % wr $end
$scope module registerN $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 8 ' data_out [7:0] $end
$var wire 1 $ rst $end
$var wire 1 % wr $end
$var reg 8 ( register [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
0%
0$
bx #
0"
bx !
$end
#1
b0 !
b0 '
b0 (
1$
#2
0$
#5
b100100 #
b100100 &
1%
#10
b100100 !
b100100 '
b100100 (
1"
#15
0%
#20
0"
#30
1"
#40
0"
#45
b10000001 #
b10000001 &
1%
#50
b10000001 !
b10000001 '
b10000001 (
1"
#55
0%
#60
0"
#70
1"
#80
0"
#85
b1001 #
b1001 &
1%
#90
b1001 !
b1001 '
b1001 (
1"
#95
0%
#100
0"
#110
1"
#120
0"
#125
b1100011 #
b1100011 &
1%
#130
b1100011 !
b1100011 '
b1100011 (
1"
#135
0%
#140
0"
#150
1"
#160
0"
#165
b1101 #
b1101 &
1%
#170
b1101 !
b1101 '
b1101 (
1"
#175
0%
#180
0"
#190
1"
#200
0"
#205
b10001101 #
b10001101 &
1%
#210
b10001101 !
b10001101 '
b10001101 (
1"
#215
0%
#220
0"
#230
1"
#240
0"
#245
b1100101 #
b1100101 &
1%
#250
b1100101 !
b1100101 '
b1100101 (
1"
#255
0%
#260
0"
#270
1"
#280
0"
#285
b10010 #
b10010 &
1%
#290
b10010 !
b10010 '
b10010 (
1"
#295
0%
#300
0"
#310
1"
#320
0"
#325
b1 #
b1 &
1%
#330
b1 !
b1 '
b1 (
1"
#335
0%
#340
0"
#350
1"
#360
0"
#365
b1101 #
b1101 &
1%
#370
b1101 !
b1101 '
b1101 (
1"
#375
0%
#380
0"
#390
1"
#400
0"
#405
