module for_loop_synthesis (i_Clock);
	input i_Clock;
	reg [3:0] r_Shift_With_For = 4'h1;
	reg [3:0] r_Shift_Regular = 4'h1;
	
	always@(posedge i_Clock)
		begin
			for(ii=0; ii<3; ii=ii+1)
				r_Shift_With_For[ii+1] <= r_Shift_With_For[ii];
		end

	always@(posedge i_Clock)
		begin
			r_Shift_Regular[1] <= r_Shift_Regular[0];
			r_Shift_Regular[2] <= r_Shift_Regular[1];
			r_Shift_Regular[3] <= r_Shift_Regular[2];
		end
endmodule
