--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62761 paths analyzed, 1012 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.427ns.
--------------------------------------------------------------------------------
Slack:                  8.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.373ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.373ns (2.696ns logic, 8.677ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (2.728ns logic, 8.626ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.347ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (2.670ns logic, 8.677ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  8.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.328ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.328ns (2.702ns logic, 8.626ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  8.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.246ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.246ns (2.786ns logic, 8.460ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.220ns (2.760ns logic, 8.460ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.141ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.141ns (2.369ns logic, 8.772ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.138ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.138ns (2.696ns logic, 8.442ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.122ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.122ns (2.401ns logic, 8.721ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  8.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.119ns (2.728ns logic, 8.391ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.115ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.115ns (2.343ns logic, 8.772ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  8.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (2.670ns logic, 8.442ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.107ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C6      net (fanout=3)        0.425   M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.107ns (2.791ns logic, 8.316ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.096ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.096ns (2.375ns logic, 8.721ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  8.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.093ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.702ns logic, 8.391ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  8.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.088ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C6      net (fanout=3)        0.425   M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (2.823ns logic, 8.265ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C6      net (fanout=3)        0.425   M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.081ns (2.765ns logic, 8.316ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.062ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C6      net (fanout=3)        0.425   M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.062ns (2.797ns logic, 8.265ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_cond/M_ctr_q_19 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.957ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.591 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_cond/M_ctr_q_19 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   up_cond/M_ctr_q[19]
                                                       up_cond/M_ctr_q_19
    SLICE_X11Y59.D2      net (fanout=2)        1.110   up_cond/M_ctr_q[19]
    SLICE_X11Y59.D       Tilo                  0.259   out1_1
                                                       up_cond/out2
    SLICE_X8Y55.B1       net (fanout=2)        1.224   out1_1
    SLICE_X8Y55.B        Tilo                  0.254   M_up_cond_out
                                                       up_cond/out4
    SLICE_X8Y55.C4       net (fanout=1)        0.330   M_up_cond_out
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (2.974ns logic, 7.983ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  8.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_cond/M_ctr_q_19 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.123ns (0.591 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_cond/M_ctr_q_19 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   up_cond/M_ctr_q[19]
                                                       up_cond/M_ctr_q_19
    SLICE_X11Y59.D2      net (fanout=2)        1.110   up_cond/M_ctr_q[19]
    SLICE_X11Y59.D       Tilo                  0.259   out1_1
                                                       up_cond/out2
    SLICE_X8Y55.B1       net (fanout=2)        1.224   out1_1
    SLICE_X8Y55.B        Tilo                  0.254   M_up_cond_out
                                                       up_cond/out4
    SLICE_X8Y55.C4       net (fanout=1)        0.330   M_up_cond_out
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.938ns (3.006ns logic, 7.932ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  8.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.034ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.DMUX     Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y42.D2       net (fanout=2)        1.247   cpu16/alu16/M_add_sum[7]
    SLICE_X8Y42.D        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X8Y42.A3       net (fanout=1)        0.358   cpu16/alu16/Mmux_result39
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.034ns (2.791ns logic, 8.243ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (2.459ns logic, 8.555ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  8.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.011ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.011ns (2.786ns logic, 8.225ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.DMUX     Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y42.D2       net (fanout=2)        1.247   cpu16/alu16/M_add_sum[7]
    SLICE_X8Y42.D        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X8Y42.A3       net (fanout=1)        0.358   cpu16/alu16/Mmux_result39
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.008ns (2.765ns logic, 8.243ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.996ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C5      net (fanout=2)        0.409   M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.996ns (2.696ns logic, 8.300ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.988ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C2      net (fanout=2)        0.786   M_state_q_FSM_FFd3_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.BX       net (fanout=5)        1.893   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.988ns (2.433ns logic, 8.555ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  8.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.985ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C1      net (fanout=2)        0.551   M_state_q_FSM_FFd4_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.985ns (2.760ns logic, 8.225ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.977ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C5      net (fanout=2)        0.409   M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y39.COUT     Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X8Y40.DMUX     Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X9Y40.B3       net (fanout=3)        0.592   cpu16/alu16/M_add_n
    SLICE_X9Y40.B        Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X8Y42.B3       net (fanout=1)        1.454   cpu16/alu16/Mmux_result38
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (2.728ns logic, 8.249ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C6      net (fanout=3)        0.425   M_state_q_FSM_FFd2_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.D6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Topdc                 0.456   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.BMUX     Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C1      net (fanout=2)        0.786   cpu16/alu16/M_add_sum[5]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (2.881ns logic, 8.099ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  8.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.970ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C5      net (fanout=2)        0.409   M_state_q_FSM_FFd1_1
    SLICE_X12Y36.C       Tilo                  0.255   cpu16/M_reg_mux8_out[8]
                                                       cpu16/reg_mux8/Mmux_out1011
    SLICE_X8Y55.C6       net (fanout=24)       2.572   cpu16/Mmux_out101
    SLICE_X8Y55.CMUX     Tilo                  0.430   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X8Y37.B5       net (fanout=5)        1.798   cpu16/M_reg_mux8_out[1]
    SLICE_X8Y37.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y38.AMUX     Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X11Y37.C2      net (fanout=2)        1.003   cpu16/alu16/M_add_sum[4]
    SLICE_X11Y37.C       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X8Y42.A1       net (fanout=1)        1.036   cpu16/alu16/N51
    SLICE_X8Y42.A        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X8Y42.B6       net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X8Y42.B        Tilo                  0.254   M_cpu16_s2[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X16Y38.AX      net (fanout=2)        1.336   cpu16/M_alu16_result[0]
    SLICE_X16Y38.CLK     Tdick                 0.085   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.970ns (2.670ns logic, 8.300ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_0/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_1/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_2/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_3/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_4/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_5/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_6/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_7/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_8/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_9/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_10/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_11/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_12/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_13/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_14/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_15/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_16/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_17/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_18/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_19/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_20/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_21/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.427|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 62761 paths, 0 nets, and 1209 connections

Design statistics:
   Minimum period:  11.427ns{1}   (Maximum frequency:  87.512MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 22 12:25:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



