OPENQASM 3.0;
include "stdgates.inc";
gate mcx _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3 {
  h _gate_q_3;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
}
gate mcphase(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/4) _gate_q_7;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/4) _gate_q_7;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/16) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/16) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/16) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/16) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/128) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/128) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/128) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/128) _gate_q_2;
  crz(pi/64) _gate_q_0, _gate_q_1;
  p(pi/128) _gate_q_0;
}
gate mcx_1 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7;
  h _gate_q_7;
}
gate mcphase_0(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6 {
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/8) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/8) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/64) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/64) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/64) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/64) _gate_q_2;
  crz(pi/32) _gate_q_0, _gate_q_1;
  p(pi/64) _gate_q_0;
}
gate mcx_2 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6 {
  h _gate_q_6;
  mcphase_0(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6;
  h _gate_q_6;
}
gate mcphase_1(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_3 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase_1(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcx_4 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4 {
  h _gate_q_4;
  cp(pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(-pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(pi/8) _gate_q_0, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(-pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
}
gate mcx_5 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7;
  h _gate_q_7;
}
gate mcx_6 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4 {
  h _gate_q_4;
  cp(pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(-pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(pi/8) _gate_q_0, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(-pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
}
gate mcphase_2(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_7 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase_2(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcphase_3(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6 {
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/4) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/8) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/8) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/64) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/64) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/64) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/64) _gate_q_2;
  crz(pi/32) _gate_q_0, _gate_q_1;
  p(pi/64) _gate_q_0;
}
gate mcx_8 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6 {
  h _gate_q_6;
  mcphase_3(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6;
  h _gate_q_6;
}
gate mcx_9 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7;
  h _gate_q_7;
}
gate mcphase_4(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14 {
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_14;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_13;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/16) _gate_q_12;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/32) _gate_q_11;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/64) _gate_q_10;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/128) _gate_q_9;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/256) _gate_q_8;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/512) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/512) _gate_q_7;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/512) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/512) _gate_q_7;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/1024) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/2048) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/2048) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/2048) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/2048) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/4096) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8192) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8192) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8192) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8192) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/16384) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/16384) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/16384) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/16384) _gate_q_2;
  crz(pi/8192) _gate_q_0, _gate_q_1;
  p(pi/16384) _gate_q_0;
}
gate mcx_10 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14 {
  h _gate_q_14;
  mcphase_4(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14;
  h _gate_q_14;
}
bit[15] creg_0;
qubit[24] q39;
h q39[0];
h q39[1];
h q39[2];
h q39[3];
h q39[4];
h q39[5];
h q39[6];
h q39[7];
h q39[8];
h q39[9];
h q39[10];
h q39[11];
h q39[12];
h q39[13];
h q39[14];
x q39[23];
h q39[23];
x q39[15];
x q39[16];
x q39[17];
x q39[18];
x q39[19];
x q39[20];
x q39[21];
x q39[22];
barrier q39[0], q39[1], q39[2], q39[3], q39[4], q39[5], q39[6], q39[7], q39[8], q39[9], q39[10], q39[11], q39[12], q39[13], q39[14], q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21], q39[22], q39[23];
cx q39[0], q39[3];
x q39[3];
cx q39[1], q39[4];
x q39[4];
cx q39[2], q39[5];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
cx q39[2], q39[5];
x q39[4];
cx q39[1], q39[4];
x q39[3];
cx q39[0], q39[3];
cx q39[6], q39[9];
x q39[9];
cx q39[7], q39[10];
x q39[10];
cx q39[8], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[16];
x q39[11];
cx q39[8], q39[11];
x q39[10];
cx q39[7], q39[10];
x q39[9];
cx q39[6], q39[9];
mcx q39[12], q39[13], q39[14], q39[17];
cx q39[0], q39[12];
x q39[12];
cx q39[1], q39[13];
x q39[13];
cx q39[2], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
cx q39[2], q39[14];
x q39[13];
cx q39[1], q39[13];
x q39[12];
cx q39[0], q39[12];
cx q39[3], q39[6];
x q39[6];
cx q39[4], q39[7];
x q39[7];
cx q39[5], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[19];
x q39[8];
cx q39[5], q39[8];
x q39[7];
cx q39[4], q39[7];
x q39[6];
cx q39[3], q39[6];
mcx q39[9], q39[10], q39[11], q39[20];
cx q39[0], q39[9];
x q39[9];
cx q39[1], q39[10];
x q39[10];
cx q39[2], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[21];
x q39[11];
cx q39[2], q39[11];
x q39[10];
cx q39[1], q39[10];
x q39[9];
cx q39[0], q39[9];
x q39[22];
mcx_1 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21], q39[22];
cx q39[0], q39[9];
x q39[9];
cx q39[1], q39[10];
x q39[10];
cx q39[2], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[21];
x q39[11];
cx q39[2], q39[11];
x q39[10];
cx q39[1], q39[10];
x q39[9];
cx q39[0], q39[9];
mcx q39[9], q39[10], q39[11], q39[20];
cx q39[3], q39[6];
x q39[6];
cx q39[4], q39[7];
x q39[7];
cx q39[5], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[19];
x q39[8];
cx q39[5], q39[8];
x q39[7];
cx q39[4], q39[7];
x q39[6];
cx q39[3], q39[6];
cx q39[0], q39[12];
x q39[12];
cx q39[1], q39[13];
x q39[13];
cx q39[2], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
cx q39[2], q39[14];
x q39[13];
cx q39[1], q39[13];
x q39[12];
cx q39[0], q39[12];
mcx q39[12], q39[13], q39[14], q39[17];
cx q39[6], q39[9];
x q39[9];
cx q39[7], q39[10];
x q39[10];
cx q39[8], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[16];
x q39[11];
cx q39[8], q39[11];
x q39[10];
cx q39[7], q39[10];
x q39[9];
cx q39[6], q39[9];
cx q39[0], q39[3];
x q39[3];
cx q39[1], q39[4];
x q39[4];
cx q39[2], q39[5];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
cx q39[2], q39[5];
x q39[4];
cx q39[1], q39[4];
x q39[3];
cx q39[0], q39[3];
cx q39[3], q39[12];
x q39[12];
cx q39[4], q39[13];
x q39[13];
cx q39[5], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[5], q39[14];
x q39[13];
cx q39[4], q39[13];
x q39[12];
cx q39[3], q39[12];
cx q39[0], q39[6];
x q39[6];
cx q39[1], q39[7];
x q39[7];
cx q39[2], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
cx q39[2], q39[8];
x q39[7];
cx q39[1], q39[7];
x q39[6];
cx q39[0], q39[6];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[11];
cx q39[3], q39[9];
x q39[9];
cx q39[4], q39[10];
x q39[10];
cx q39[5], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[18];
x q39[11];
cx q39[5], q39[11];
x q39[10];
cx q39[4], q39[10];
x q39[9];
cx q39[3], q39[9];
cx q39[6], q39[12];
x q39[12];
cx q39[7], q39[13];
x q39[13];
cx q39[8], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[19];
x q39[14];
cx q39[8], q39[14];
x q39[13];
cx q39[7], q39[13];
x q39[12];
cx q39[6], q39[12];
mcx q39[0], q39[1], q39[2], q39[20];
x q39[21];
mcx_2 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21];
mcx q39[0], q39[1], q39[2], q39[20];
cx q39[6], q39[12];
x q39[12];
cx q39[7], q39[13];
x q39[13];
cx q39[8], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[19];
x q39[14];
cx q39[8], q39[14];
x q39[13];
cx q39[7], q39[13];
x q39[12];
cx q39[6], q39[12];
cx q39[3], q39[9];
x q39[9];
cx q39[4], q39[10];
x q39[10];
cx q39[5], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[18];
x q39[11];
cx q39[5], q39[11];
x q39[10];
cx q39[4], q39[10];
x q39[9];
cx q39[3], q39[9];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[11];
cx q39[0], q39[6];
x q39[6];
cx q39[1], q39[7];
x q39[7];
cx q39[2], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
cx q39[2], q39[8];
x q39[7];
cx q39[1], q39[7];
x q39[6];
cx q39[0], q39[6];
cx q39[3], q39[12];
x q39[12];
cx q39[4], q39[13];
x q39[13];
cx q39[5], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[5], q39[14];
x q39[13];
cx q39[4], q39[13];
x q39[12];
cx q39[3], q39[12];
cx q39[9], q39[12];
x q39[12];
cx q39[10], q39[13];
x q39[13];
cx q39[11], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[11], q39[14];
x q39[13];
cx q39[10], q39[13];
x q39[12];
cx q39[9], q39[12];
x q39[2];
mcx q39[0], q39[1], q39[2], q39[16];
x q39[2];
mcx q39[3], q39[4], q39[5], q39[17];
mcx q39[6], q39[7], q39[8], q39[18];
x q39[1];
mcx q39[0], q39[1], q39[2], q39[19];
x q39[1];
x q39[20];
mcx_3 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20];
x q39[1];
mcx q39[0], q39[1], q39[2], q39[19];
x q39[1];
mcx q39[6], q39[7], q39[8], q39[18];
mcx q39[3], q39[4], q39[5], q39[17];
x q39[2];
mcx q39[0], q39[1], q39[2], q39[16];
x q39[2];
cx q39[9], q39[12];
x q39[12];
cx q39[10], q39[13];
x q39[13];
cx q39[11], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[11], q39[14];
x q39[13];
cx q39[10], q39[13];
x q39[12];
cx q39[9], q39[12];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
x q39[10];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[10];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
x q39[19];
mcx_4 q39[15], q39[16], q39[17], q39[18], q39[19];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
x q39[10];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[10];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
x q39[4];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[4];
x q39[7];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[7];
x q39[13];
mcx q39[12], q39[13], q39[14], q39[17];
x q39[13];
mcx_5 q39[22], q39[21], q39[20], q39[19], q39[15], q39[16], q39[17], q39[23];
x q39[13];
mcx q39[12], q39[13], q39[14], q39[17];
x q39[13];
x q39[7];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[7];
x q39[4];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[4];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
x q39[10];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[10];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
mcx_6 q39[15], q39[16], q39[17], q39[18], q39[19];
x q39[19];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
x q39[10];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[10];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
cx q39[9], q39[12];
x q39[12];
cx q39[10], q39[13];
x q39[13];
cx q39[11], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[11], q39[14];
x q39[13];
cx q39[10], q39[13];
x q39[12];
cx q39[9], q39[12];
x q39[2];
mcx q39[0], q39[1], q39[2], q39[16];
x q39[2];
mcx q39[3], q39[4], q39[5], q39[17];
mcx q39[6], q39[7], q39[8], q39[18];
x q39[1];
mcx q39[0], q39[1], q39[2], q39[19];
x q39[1];
mcx_7 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20];
x q39[20];
x q39[1];
mcx q39[0], q39[1], q39[2], q39[19];
x q39[1];
mcx q39[6], q39[7], q39[8], q39[18];
mcx q39[3], q39[4], q39[5], q39[17];
x q39[2];
mcx q39[0], q39[1], q39[2], q39[16];
x q39[2];
cx q39[9], q39[12];
x q39[12];
cx q39[10], q39[13];
x q39[13];
cx q39[11], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[11], q39[14];
x q39[13];
cx q39[10], q39[13];
x q39[12];
cx q39[9], q39[12];
cx q39[3], q39[12];
x q39[12];
cx q39[4], q39[13];
x q39[13];
cx q39[5], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[5], q39[14];
x q39[13];
cx q39[4], q39[13];
x q39[12];
cx q39[3], q39[12];
cx q39[0], q39[6];
x q39[6];
cx q39[1], q39[7];
x q39[7];
cx q39[2], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
cx q39[2], q39[8];
x q39[7];
cx q39[1], q39[7];
x q39[6];
cx q39[0], q39[6];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[11];
cx q39[3], q39[9];
x q39[9];
cx q39[4], q39[10];
x q39[10];
cx q39[5], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[18];
x q39[11];
cx q39[5], q39[11];
x q39[10];
cx q39[4], q39[10];
x q39[9];
cx q39[3], q39[9];
cx q39[6], q39[12];
x q39[12];
cx q39[7], q39[13];
x q39[13];
cx q39[8], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[19];
x q39[14];
cx q39[8], q39[14];
x q39[13];
cx q39[7], q39[13];
x q39[12];
cx q39[6], q39[12];
mcx q39[0], q39[1], q39[2], q39[20];
mcx_8 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21];
x q39[21];
mcx q39[0], q39[1], q39[2], q39[20];
cx q39[6], q39[12];
x q39[12];
cx q39[7], q39[13];
x q39[13];
cx q39[8], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[19];
x q39[14];
cx q39[8], q39[14];
x q39[13];
cx q39[7], q39[13];
x q39[12];
cx q39[6], q39[12];
cx q39[3], q39[9];
x q39[9];
cx q39[4], q39[10];
x q39[10];
cx q39[5], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[18];
x q39[11];
cx q39[5], q39[11];
x q39[10];
cx q39[4], q39[10];
x q39[9];
cx q39[3], q39[9];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[17];
x q39[11];
cx q39[0], q39[6];
x q39[6];
cx q39[1], q39[7];
x q39[7];
cx q39[2], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[16];
x q39[8];
cx q39[2], q39[8];
x q39[7];
cx q39[1], q39[7];
x q39[6];
cx q39[0], q39[6];
cx q39[3], q39[12];
x q39[12];
cx q39[4], q39[13];
x q39[13];
cx q39[5], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[15];
x q39[14];
cx q39[5], q39[14];
x q39[13];
cx q39[4], q39[13];
x q39[12];
cx q39[3], q39[12];
cx q39[0], q39[3];
x q39[3];
cx q39[1], q39[4];
x q39[4];
cx q39[2], q39[5];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
cx q39[2], q39[5];
x q39[4];
cx q39[1], q39[4];
x q39[3];
cx q39[0], q39[3];
cx q39[6], q39[9];
x q39[9];
cx q39[7], q39[10];
x q39[10];
cx q39[8], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[16];
x q39[11];
cx q39[8], q39[11];
x q39[10];
cx q39[7], q39[10];
x q39[9];
cx q39[6], q39[9];
mcx q39[12], q39[13], q39[14], q39[17];
cx q39[0], q39[12];
x q39[12];
cx q39[1], q39[13];
x q39[13];
cx q39[2], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
cx q39[2], q39[14];
x q39[13];
cx q39[1], q39[13];
x q39[12];
cx q39[0], q39[12];
cx q39[3], q39[6];
x q39[6];
cx q39[4], q39[7];
x q39[7];
cx q39[5], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[19];
x q39[8];
cx q39[5], q39[8];
x q39[7];
cx q39[4], q39[7];
x q39[6];
cx q39[3], q39[6];
mcx q39[9], q39[10], q39[11], q39[20];
cx q39[0], q39[9];
x q39[9];
cx q39[1], q39[10];
x q39[10];
cx q39[2], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[21];
x q39[11];
cx q39[2], q39[11];
x q39[10];
cx q39[1], q39[10];
x q39[9];
cx q39[0], q39[9];
mcx_9 q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21], q39[22];
x q39[22];
cx q39[0], q39[9];
x q39[9];
cx q39[1], q39[10];
x q39[10];
cx q39[2], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[21];
x q39[11];
cx q39[2], q39[11];
x q39[10];
cx q39[1], q39[10];
x q39[9];
cx q39[0], q39[9];
mcx q39[9], q39[10], q39[11], q39[20];
cx q39[3], q39[6];
x q39[6];
cx q39[4], q39[7];
x q39[7];
cx q39[5], q39[8];
x q39[8];
mcx q39[6], q39[7], q39[8], q39[19];
x q39[8];
cx q39[5], q39[8];
x q39[7];
cx q39[4], q39[7];
x q39[6];
cx q39[3], q39[6];
cx q39[0], q39[12];
x q39[12];
cx q39[1], q39[13];
x q39[13];
cx q39[2], q39[14];
x q39[14];
mcx q39[12], q39[13], q39[14], q39[18];
x q39[14];
cx q39[2], q39[14];
x q39[13];
cx q39[1], q39[13];
x q39[12];
cx q39[0], q39[12];
mcx q39[12], q39[13], q39[14], q39[17];
cx q39[6], q39[9];
x q39[9];
cx q39[7], q39[10];
x q39[10];
cx q39[8], q39[11];
x q39[11];
mcx q39[9], q39[10], q39[11], q39[16];
x q39[11];
cx q39[8], q39[11];
x q39[10];
cx q39[7], q39[10];
x q39[9];
cx q39[6], q39[9];
cx q39[0], q39[3];
x q39[3];
cx q39[1], q39[4];
x q39[4];
cx q39[2], q39[5];
x q39[5];
mcx q39[3], q39[4], q39[5], q39[15];
x q39[5];
cx q39[2], q39[5];
x q39[4];
cx q39[1], q39[4];
x q39[3];
cx q39[0], q39[3];
barrier q39[0], q39[1], q39[2], q39[3], q39[4], q39[5], q39[6], q39[7], q39[8], q39[9], q39[10], q39[11], q39[12], q39[13], q39[14], q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21], q39[22], q39[23];
h q39[0];
x q39[0];
h q39[1];
x q39[1];
h q39[2];
x q39[2];
h q39[3];
x q39[3];
h q39[4];
x q39[4];
h q39[5];
x q39[5];
h q39[6];
x q39[6];
h q39[7];
x q39[7];
h q39[8];
x q39[8];
h q39[9];
x q39[9];
h q39[10];
x q39[10];
h q39[11];
x q39[11];
h q39[12];
x q39[12];
h q39[13];
x q39[13];
z q39[14];
mcx_10 q39[0], q39[1], q39[2], q39[3], q39[4], q39[5], q39[6], q39[7], q39[8], q39[9], q39[10], q39[11], q39[12], q39[13], q39[14];
z q39[14];
x q39[0];
h q39[0];
x q39[1];
h q39[1];
x q39[2];
h q39[2];
x q39[3];
h q39[3];
x q39[4];
h q39[4];
x q39[5];
h q39[5];
x q39[6];
h q39[6];
x q39[7];
h q39[7];
x q39[8];
h q39[8];
x q39[9];
h q39[9];
x q39[10];
h q39[10];
x q39[11];
h q39[11];
x q39[12];
h q39[12];
x q39[13];
h q39[13];
barrier q39[0], q39[1], q39[2], q39[3], q39[4], q39[5], q39[6], q39[7], q39[8], q39[9], q39[10], q39[11], q39[12], q39[13], q39[14], q39[15], q39[16], q39[17], q39[18], q39[19], q39[20], q39[21], q39[22], q39[23];
creg_0[0] = measure q39[0];
creg_0[1] = measure q39[1];
creg_0[2] = measure q39[2];
creg_0[3] = measure q39[3];
creg_0[4] = measure q39[4];
creg_0[5] = measure q39[5];
creg_0[6] = measure q39[6];
creg_0[7] = measure q39[7];
creg_0[8] = measure q39[8];
creg_0[9] = measure q39[9];
creg_0[10] = measure q39[10];
creg_0[11] = measure q39[11];
creg_0[12] = measure q39[12];
creg_0[13] = measure q39[13];
creg_0[14] = measure q39[14];
