
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120420                       # Number of seconds simulated
sim_ticks                                120420188483                       # Number of ticks simulated
final_tick                               1178279009796                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93432                       # Simulator instruction rate (inst/s)
host_op_rate                                   117959                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3398608                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908204                       # Number of bytes of host memory used
host_seconds                                 35432.21                       # Real time elapsed on the host
sim_insts                                  3310485822                       # Number of instructions simulated
sim_ops                                    4179530936                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2205824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1107072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       462720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3780736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1594752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1594752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17233                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29537                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12459                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12459                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10629                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18317726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9193409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3842545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31396197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10629                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13243228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13243228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13243228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18317726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9193409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3842545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44639425                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144562052                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23179572                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087499                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933425                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374131                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671659                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438094                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87598                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104516772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128054234                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23179572                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109753                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265411                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5566004                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108541                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141577727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114382743     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785016      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367201      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381513      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264364      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126435      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777964      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977280      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515211      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141577727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160343                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885808                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103345765                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6981747                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846908                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109780                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293518                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732641                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6450                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154458831                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51052                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293518                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103861795                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4333499                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1483232                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431101                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153004664                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2456                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402272                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621840                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24086                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214073603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713154841                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713154841                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45814378                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33832                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17810                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3804927                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308956                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694539                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149147165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139211289                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108263                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25193301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57139956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141577727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983285                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84188410     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734278     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11956486      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807496      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905798      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703498      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067248      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118723      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95790      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141577727                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976709     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156419     11.98%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172668     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114975540     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012451      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362650     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844626      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139211289                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962986                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305796                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421414364                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174374973                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135095318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140517085                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200785                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975661                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160009                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293518                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3639518                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149180996                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187790                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901679                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17809                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13047                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235250                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136835300                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112133                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375989                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296633                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842979                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946551                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135101518                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135095318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81527048                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221164367                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934514                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368627                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26767647                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958460                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137284209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88180866     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510223     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810224      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815973      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765398      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537143      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562115      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094807      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007460      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137284209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007460                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283466312                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302672887                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2984325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445621                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445621                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691744                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691744                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618342149                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186416821                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145828470                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144562052                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22337435                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18413570                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994295                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9221658                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8569916                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2344724                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88457                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108844193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122686704                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22337435                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10914640                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25650201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5899872                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3422198                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12628124                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141788857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116138656     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1338466      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1894378      1.34%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2476954      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2774698      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066686      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1191025      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1747648      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12160346      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141788857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154518                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848678                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107643758                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5022863                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25191627                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58576                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3872032                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3568373                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148051739                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3872032                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108390461                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1073048                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2613749                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24506237                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1333324                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147068183                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268377                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          991                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    205088660                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    687070255                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    687070255                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167600014                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37488613                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38904                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22543                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4027160                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13977070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7262885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120208                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1584465                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142930186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133778030                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26828                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20544014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48435472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141788857                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85174403     60.07%     60.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22803773     16.08%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12636431      8.91%     85.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8146550      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7471829      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2978571      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1809810      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517206      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       250284      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141788857                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64273     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94426     33.39%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124105     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112313797     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2039817      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16361      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12201674      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7206381      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133778030                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925402                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             282804                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    409654547                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    163513406                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131221371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134060834                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       327113                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2917258                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173948                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          130                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3872032                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         812863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109605                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142969048                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1366675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13977070                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7262885                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22502                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1172605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1125513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2298118                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131968642                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12035498                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1809386                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19240461                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18494726                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7204963                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.912886                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131221625                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131221371                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76866386                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208794057                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368145                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98154861                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120636569                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22341227                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2026971                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137916825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89016459     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23510110     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9236269      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4750315      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4146324      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1992518      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1725485      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       812580      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2726765      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137916825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98154861                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120636569                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18148745                       # Number of memory references committed
system.switch_cpus1.commit.loads             11059808                       # Number of loads committed
system.switch_cpus1.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17302103                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108737516                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2461504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2726765                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278167856                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289827682                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2773195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98154861                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120636569                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98154861                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472796                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472796                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.678981                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.678981                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594650628                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182064440                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138681095                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144562052                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24332475                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19934344                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063858                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9915549                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9618619                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2490096                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94835                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108000970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130606395                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24332475                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12108715                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28294547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6175835                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3654206                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12635226                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1613171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144043933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115749386     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2281808      1.58%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3879022      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2256253      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1765811      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1554866      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          954957      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2391554      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13210276      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144043933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168319                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903463                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107318850                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4860033                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27697835                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73278                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4093931                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3989262                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157424420                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4093931                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107861417                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         614353                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3319857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27211065                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       943305                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156354899                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96155                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220765364                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    727415092                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    727415092                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176758595                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44006724                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35170                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17612                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2742284                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14516862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7425132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72131                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1688602                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151221650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141970859                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90358                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22502609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49873921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144043933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.985608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86110558     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22240152     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11970897      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8896493      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8671526      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3206063      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2438338      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326261      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       183645      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144043933                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126055     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168587     37.42%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155922     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119830517     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921662      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17558      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12801817      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7399305      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141970859                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982076                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             450564                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428526572                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    173759671                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138940529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142421423                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290097                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3031342                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121505                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4093931                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         411475                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54839                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151256822                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       788128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14516862                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7425132                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17612                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1187871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1096144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2284015                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139757725                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12480578                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2213133                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19879686                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19778169                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7399108                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.966766                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138940585                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138940529                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82141940                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227560362                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961113                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360968                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102772241                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126681208                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24575861                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2081191                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139950002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905189                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713905                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88713085     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24693789     17.64%     81.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9658102      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5080619      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4323425      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2082050      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       975336      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1515376      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2908220      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139950002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102772241                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126681208                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18789147                       # Number of memory references committed
system.switch_cpus2.commit.loads             11485520                       # Number of loads committed
system.switch_cpus2.commit.membars              17560                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18380102                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114045674                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2620116                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2908220                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288298851                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          306609735                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102772241                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126681208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102772241                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406625                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406625                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710921                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710921                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628490389                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193997481                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146978129                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35120                       # number of misc regfile writes
system.l20.replacements                         17243                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679167                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27483                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.712258                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.826679                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.937775                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5865.315772                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4356.919774                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001350                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572785                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425480                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80395                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80395                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18619                       # number of Writeback hits
system.l20.Writeback_hits::total                18619                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80395                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80395                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80395                       # number of overall hits
system.l20.overall_hits::total                  80395                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17233                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17243                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17233                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17243                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17233                       # number of overall misses
system.l20.overall_misses::total                17243                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2377189                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4901825741                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4904202930                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2377189                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4901825741                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4904202930                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2377189                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4901825741                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4904202930                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97628                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97638                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18619                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18619                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97628                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97638                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97628                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97638                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176517                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176601                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176517                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176601                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176517                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176601                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237718.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284444.132827                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284417.034739                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237718.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284444.132827                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284417.034739                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237718.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284444.132827                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284417.034739                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4275                       # number of writebacks
system.l20.writebacks::total                     4275                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17233                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17243                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17233                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17243                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17233                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17243                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1756394                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3834758727                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3836515121                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1756394                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3834758727                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3836515121                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1756394                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3834758727                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3836515121                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176517                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176601                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176517                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176601                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176517                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176601                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175639.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222524.152904                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222496.962304                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 175639.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222524.152904                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222496.962304                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 175639.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222524.152904                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222496.962304                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8663                       # number of replacements
system.l21.tagsinuse                     10239.953092                       # Cycle average of tags in use
system.l21.total_refs                          554261                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18903                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.321325                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          565.806444                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.011139                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3706.060362                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5959.075147                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055255                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361920                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581941                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42743                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42743                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25011                       # number of Writeback hits
system.l21.Writeback_hits::total                25011                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42743                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42743                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42743                       # number of overall hits
system.l21.overall_hits::total                  42743                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8638                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8652                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8649                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8663                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8649                       # number of overall misses
system.l21.overall_misses::total                 8663                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3441255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2394921957                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2398363212                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3113492                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3113492                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3441255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2398035449                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2401476704                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3441255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2398035449                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2401476704                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51381                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51395                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25011                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25011                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           11                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               11                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51392                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51406                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51392                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51406                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168117                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168343                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168295                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168521                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168295                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168521                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 277254.220537                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 277203.330097                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 283044.727273                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 283044.727273                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 277261.585039                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 277210.747316                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 277261.585039                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 277210.747316                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5780                       # number of writebacks
system.l21.writebacks::total                     5780                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8638                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8652                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8649                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8663                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8649                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8663                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1859895388                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1862470419                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2432386                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2432386                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1862327774                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1864902805                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1862327774                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1864902805                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168117                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168343                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168295                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168521                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168295                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168521                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215315.511461                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215264.727115                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       221126                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       221126                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215322.901376                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215272.169572                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215322.901376                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215272.169572                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3631                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336066                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15919                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.110999                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.897155                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.022187                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1733.348021                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.469094                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9843.263543                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056307                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001223                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.141060                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000364                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.801047                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30201                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30201                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9939                       # number of Writeback hits
system.l22.Writeback_hits::total                 9939                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30201                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30201                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30201                       # number of overall hits
system.l22.overall_hits::total                  30201                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3631                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3631                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3615                       # number of overall misses
system.l22.overall_misses::total                 3631                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4575227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1022600805                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1027176032                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4575227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1022600805                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1027176032                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4575227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1022600805                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1027176032                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33816                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33832                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9939                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9939                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33816                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33832                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33816                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33832                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106902                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107324                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106902                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107324                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106902                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107324                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 285951.687500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 282877.124481                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 282890.672542                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 285951.687500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 282877.124481                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 282890.672542                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 285951.687500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 282877.124481                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 282890.672542                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2404                       # number of writebacks
system.l22.writebacks::total                     2404                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3631                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3631                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3631                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3585058                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    798718835                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    802303893                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3585058                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    798718835                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    802303893                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3585058                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    798718835                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    802303893                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106902                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107324                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106902                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107324                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106902                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107324                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 224066.125000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220945.735823                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220959.485817                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 224066.125000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220945.735823                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220959.485817                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 224066.125000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220945.735823                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220959.485817                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941496                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116192                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840211.258182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941496                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108531                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108531                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108531                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108531                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108531                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2565189                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2565189                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2565189                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2565189                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2565189                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2565189                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108541                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108541                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108541                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108541                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 256518.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 256518.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 256518.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 256518.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 256518.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 256518.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2460189                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2460189                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2460189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2460189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2460189                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2460189                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 246018.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 246018.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 246018.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 246018.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 246018.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 246018.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97628                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225364                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97884                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1953.591639                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520154                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479846                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960766                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17334                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17334                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670186                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670186                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670186                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670186                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       405971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       405971                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406076                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406076                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44966482592                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44966482592                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16284779                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16284779                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  44982767371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44982767371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  44982767371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44982767371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076262                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076262                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076262                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035716                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021287                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110762.794860                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110762.794860                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 155093.133333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 155093.133333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110774.257457                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110774.257457                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110774.257457                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110774.257457                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18619                       # number of writebacks
system.cpu0.dcache.writebacks::total            18619                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308343                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308448                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308448                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97628                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97628                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97628                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97628                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10378783296                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10378783296                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10378783296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10378783296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10378783296                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10378783296                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005118                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005118                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005118                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005118                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106309.494162                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106309.494162                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106309.494162                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106309.494162                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106309.494162                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106309.494162                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995914                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015851529                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043966.859155                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995914                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12628108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12628108                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12628108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12628108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12628108                       # number of overall hits
system.cpu1.icache.overall_hits::total       12628108                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4239069                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4239069                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4239069                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4239069                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4239069                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4239069                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12628124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12628124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12628124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12628124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12628124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12628124                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 264941.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 264941.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 264941.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3557455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3557455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3557455                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 254103.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51392                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172516120                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51648                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3340.228470                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.221348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.778652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8961283                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8961283                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7052059                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7052059                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17257                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17257                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16013342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16013342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16013342                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16013342                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149382                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149382                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3169                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152551                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152551                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18476189164                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18476189164                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    687456361                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    687456361                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19163645525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19163645525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19163645525                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19163645525                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9110665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9110665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7055228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7055228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16165893                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16165893                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16165893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16165893                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016396                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016396                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000449                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009437                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009437                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009437                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009437                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123684.173220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123684.173220                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 216931.638056                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 216931.638056                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125621.238307                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125621.238307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125621.238307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125621.238307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1922256                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       240282                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25011                       # number of writebacks
system.cpu1.dcache.writebacks::total            25011                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        98001                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        98001                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3158                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       101159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       101159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       101159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       101159                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51381                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51381                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51392                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51392                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5264918113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5264918113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3204792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3204792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5268122905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5268122905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5268122905                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5268122905                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102468.190829                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102468.190829                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 291344.727273                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 291344.727273                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102508.618170                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102508.618170                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102508.618170                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102508.618170                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.022179                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018985774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205596.913420                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.022179                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024074                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738818                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12635209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12635209                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12635209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12635209                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12635209                       # number of overall hits
system.cpu2.icache.overall_hits::total       12635209                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5043852                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5043852                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5043852                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5043852                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5043852                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5043852                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12635226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12635226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12635226                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12635226                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12635226                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12635226                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 296697.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 296697.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 296697.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 296697.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 296697.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 296697.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4708027                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4708027                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4708027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4708027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4708027                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4708027                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 294251.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 294251.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 294251.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 294251.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 294251.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 294251.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33816                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163752095                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34072                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.060548                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.036197                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.963803                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902485                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097515                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9307733                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9307733                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7268509                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7268509                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17591                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17591                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17560                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17560                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16576242                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16576242                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16576242                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16576242                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86539                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86539                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86539                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86539                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86539                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8409417883                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8409417883                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8409417883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8409417883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8409417883                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8409417883                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9394272                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9394272                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7268509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7268509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16662781                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16662781                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16662781                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16662781                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97174.890893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97174.890893                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97174.890893                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97174.890893                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97174.890893                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97174.890893                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9939                       # number of writebacks
system.cpu2.dcache.writebacks::total             9939                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52723                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52723                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52723                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52723                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33816                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33816                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33816                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33816                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3023284473                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3023284473                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3023284473                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3023284473                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3023284473                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3023284473                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89403.964780                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89403.964780                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89403.964780                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89403.964780                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89403.964780                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89403.964780                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
