#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep  3 14:23:18 2020
# Process ID: 3004
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1436 C:\Users\Dhruv\Desktop\DSD II\Lab_1.2\Lab_1.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 745.691 ; gain = 141.141
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
ERROR: [VRFC 10-3758] type 'std_logic' does not match with a string literal [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd:65]
ERROR: [VRFC 10-3758] type 'std_logic' does not match with a string literal [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd:95]
ERROR: [VRFC 10-3758] type 'std_logic' does not match with a string literal [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd:133]
ERROR: [VRFC 10-3758] type 'std_logic' does not match with a string literal [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd:175]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd:19]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 14:40:12 2020...
