{"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesencoderfor:)"]}],"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesEncoderFor:)"},"metadata":{"modules":[{"name":"VHDLMemoryStructures","relatedModules":["VHDLParsing"]}],"role":"symbol","roleHeading":"Initializer","extendedModule":"VHDLParsing","title":"init(targetStatesEncoderFor:)","externalID":"s:11VHDLParsing8VHDLFileV20VHDLMemoryStructuresE22targetStatesEncoderForACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","symbolKind":"init","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"text":"targetStatesEncoderFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesEncoderFor","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","kind":"typeIdentifier"}],"platforms":["Linux"],"languages":["swift"]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile"]]},"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile":{"abstract":[{"text":"Create a generic decoder.","type":"text"}],"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesEncoderFor:)":{"type":"topic","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesencoderfor:)","kind":"symbol","role":"symbol","title":"init(targetStatesEncoderFor:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesEncoderFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"abstract":[],"identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesEncoderFor:)"}}}