

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 201217, -- Miss = 138489, rate = 0.6883, -- PendHits = 139, rate = 0.0007-- ResFail = 405, rate = 0.0020
Error Per = 100 || Flushes = 1384 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 200298, -- Miss = 138487, rate = 0.6914, -- PendHits = 98, rate = 0.0005-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1384 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 204358, -- Miss = 146323, rate = 0.7160, -- PendHits = 97, rate = 0.0005-- ResFail = 741, rate = 0.0036
Error Per = 100 || Flushes = 1463 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 198808, -- Miss = 137839, rate = 0.6933, -- PendHits = 84, rate = 0.0004-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1378 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 210812, -- Miss = 160129, rate = 0.7596, -- PendHits = 207, rate = 0.0010-- ResFail = 6416, rate = 0.0304
Error Per = 100 || Flushes = 1601 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 202346, -- Miss = 137925, rate = 0.6816, -- PendHits = 177, rate = 0.0009-- ResFail = 3361, rate = 0.0166
Error Per = 100 || Flushes = 1379 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 216519, -- Miss = 169715, rate = 0.7838, -- PendHits = 270, rate = 0.0012-- ResFail = 119666, rate = 0.5527
Error Per = 100 || Flushes = 1697 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 203161, -- Miss = 138269, rate = 0.6806, -- PendHits = 191, rate = 0.0009-- ResFail = 2024, rate = 0.0100
Error Per = 100 || Flushes = 1382 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 212677, -- Miss = 159131, rate = 0.7482, -- PendHits = 177, rate = 0.0008-- ResFail = 364, rate = 0.0017
Error Per = 100 || Flushes = 1591 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 202446, -- Miss = 139172, rate = 0.6875, -- PendHits = 123, rate = 0.0006-- ResFail = 372, rate = 0.0018
Error Per = 100 || Flushes = 1391 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 206179, -- Miss = 145062, rate = 0.7036, -- PendHits = 104, rate = 0.0005-- ResFail = 76, rate = 0.0004
Error Per = 100 || Flushes = 1450 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 200533, -- Miss = 138736, rate = 0.6918, -- PendHits = 86, rate = 0.0004-- ResFail = 1703, rate = 0.0085
Error Per = 100 || Flushes = 1387 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 202283, -- Miss = 137994, rate = 0.6822, -- PendHits = 144, rate = 0.0007-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1379 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 201084, -- Miss = 136714, rate = 0.6799, -- PendHits = 152, rate = 0.0008-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1367 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 201168, -- Miss = 133934, rate = 0.6658, -- PendHits = 107, rate = 0.0005-- ResFail = 1234, rate = 0.0061
Error Per = 100 || Flushes = 1339 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 199766, -- Miss = 133963, rate = 0.6706, -- PendHits = 121, rate = 0.0006-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1339 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 199818, -- Miss = 133252, rate = 0.6669, -- PendHits = 133, rate = 0.0007-- ResFail = 69, rate = 0.0003
Error Per = 100 || Flushes = 1332 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 199406, -- Miss = 133532, rate = 0.6696, -- PendHits = 91, rate = 0.0005-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1335 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 199533, -- Miss = 133093, rate = 0.6670, -- PendHits = 102, rate = 0.0005-- ResFail = 756, rate = 0.0038
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 198126, -- Miss = 134528, rate = 0.6790, -- PendHits = 112, rate = 0.0006-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1345 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 200643, -- Miss = 133641, rate = 0.6661, -- PendHits = 224, rate = 0.0011-- ResFail = 5022, rate = 0.0250
Error Per = 100 || Flushes = 1336 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 200778, -- Miss = 135633, rate = 0.6755, -- PendHits = 183, rate = 0.0009-- ResFail = 873, rate = 0.0043
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 202379, -- Miss = 134623, rate = 0.6652, -- PendHits = 188, rate = 0.0009-- ResFail = 560, rate = 0.0028
Error Per = 100 || Flushes = 1346 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 199322, -- Miss = 137720, rate = 0.6909, -- PendHits = 151, rate = 0.0008-- ResFail = 161, rate = 0.0008
Error Per = 100 || Flushes = 1377 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11
Extracting PTX file and ptxas options    1: spmv_base_L2_100__scPkustk11.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11
Running md5sum using "md5sum /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11 "
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L2_100__scPkustk11
Extracting specific PTX file named spmv_base_L2_100__scPkustk11.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x555a324ae37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 2565054
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffeeff57fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffeeff57f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffeeff57e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffeeff57e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffeeff57d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffeeff57d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x555a324ae37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 1016089
gpu_sim_insn = 22615424
gpu_ipc =      22.2573
gpu_tot_sim_cycle = 1016089
gpu_tot_sim_insn = 22615424
gpu_tot_ipc =      22.2573
gpu_tot_issued_cta = 343
gpu_occupancy = 78.5704% 
gpu_tot_occupancy = 78.5704% 
max_total_param_size = 0
gpu_stall_dramfull = 3549195
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7775
partiton_level_parallism_total  =       4.7775
partiton_level_parallism_util =       6.1232
partiton_level_parallism_util_total  =       6.1232
L2_BW  =     208.6799 GB/Sec
L2_BW_total  =     208.6799 GB/Sec
gpu_total_sim_rate=2791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198320, Miss = 168854, Miss_rate = 0.851, Pending_hits = 1700, Reservation_fails = 1076914
	L1D_cache_core[1]: Access = 225926, Miss = 195783, Miss_rate = 0.867, Pending_hits = 1933, Reservation_fails = 1040557
	L1D_cache_core[2]: Access = 188634, Miss = 147895, Miss_rate = 0.784, Pending_hits = 1492, Reservation_fails = 1069798
	L1D_cache_core[3]: Access = 176904, Miss = 154732, Miss_rate = 0.875, Pending_hits = 1376, Reservation_fails = 900157
	L1D_cache_core[4]: Access = 204764, Miss = 166369, Miss_rate = 0.812, Pending_hits = 1880, Reservation_fails = 935214
	L1D_cache_core[5]: Access = 201714, Miss = 170097, Miss_rate = 0.843, Pending_hits = 1806, Reservation_fails = 851244
	L1D_cache_core[6]: Access = 201559, Miss = 165535, Miss_rate = 0.821, Pending_hits = 1756, Reservation_fails = 591711
	L1D_cache_core[7]: Access = 190138, Miss = 158961, Miss_rate = 0.836, Pending_hits = 1533, Reservation_fails = 514523
	L1D_cache_core[8]: Access = 191633, Miss = 160434, Miss_rate = 0.837, Pending_hits = 1453, Reservation_fails = 896346
	L1D_cache_core[9]: Access = 193323, Miss = 150634, Miss_rate = 0.779, Pending_hits = 1458, Reservation_fails = 1130699
	L1D_cache_core[10]: Access = 199282, Miss = 172313, Miss_rate = 0.865, Pending_hits = 1393, Reservation_fails = 910085
	L1D_cache_core[11]: Access = 209387, Miss = 177202, Miss_rate = 0.846, Pending_hits = 1573, Reservation_fails = 818025
	L1D_cache_core[12]: Access = 190646, Miss = 161597, Miss_rate = 0.848, Pending_hits = 1629, Reservation_fails = 953210
	L1D_cache_core[13]: Access = 189754, Miss = 149956, Miss_rate = 0.790, Pending_hits = 1308, Reservation_fails = 895747
	L1D_cache_core[14]: Access = 191673, Miss = 151715, Miss_rate = 0.792, Pending_hits = 1287, Reservation_fails = 930589
	L1D_cache_core[15]: Access = 200802, Miss = 169402, Miss_rate = 0.844, Pending_hits = 1563, Reservation_fails = 1067269
	L1D_cache_core[16]: Access = 185173, Miss = 157545, Miss_rate = 0.851, Pending_hits = 1569, Reservation_fails = 721631
	L1D_cache_core[17]: Access = 179301, Miss = 144442, Miss_rate = 0.806, Pending_hits = 1423, Reservation_fails = 775436
	L1D_cache_core[18]: Access = 204471, Miss = 170622, Miss_rate = 0.834, Pending_hits = 1985, Reservation_fails = 638259
	L1D_cache_core[19]: Access = 201605, Miss = 167978, Miss_rate = 0.833, Pending_hits = 1646, Reservation_fails = 600857
	L1D_cache_core[20]: Access = 214196, Miss = 176909, Miss_rate = 0.826, Pending_hits = 1870, Reservation_fails = 931388
	L1D_cache_core[21]: Access = 178789, Miss = 138801, Miss_rate = 0.776, Pending_hits = 1361, Reservation_fails = 867706
	L1D_cache_core[22]: Access = 174844, Miss = 142218, Miss_rate = 0.813, Pending_hits = 1257, Reservation_fails = 891963
	L1D_cache_core[23]: Access = 193555, Miss = 157635, Miss_rate = 0.814, Pending_hits = 1509, Reservation_fails = 935664
	L1D_cache_core[24]: Access = 202843, Miss = 163592, Miss_rate = 0.806, Pending_hits = 1830, Reservation_fails = 1126187
	L1D_cache_core[25]: Access = 193876, Miss = 158424, Miss_rate = 0.817, Pending_hits = 1492, Reservation_fails = 893372
	L1D_cache_core[26]: Access = 182236, Miss = 142824, Miss_rate = 0.784, Pending_hits = 1357, Reservation_fails = 866369
	L1D_cache_core[27]: Access = 205941, Miss = 175055, Miss_rate = 0.850, Pending_hits = 1870, Reservation_fails = 945717
	L1D_cache_core[28]: Access = 196544, Miss = 163899, Miss_rate = 0.834, Pending_hits = 1555, Reservation_fails = 898456
	L1D_cache_core[29]: Access = 207331, Miss = 172911, Miss_rate = 0.834, Pending_hits = 1742, Reservation_fails = 590103
	L1D_total_cache_accesses = 5875164
	L1D_total_cache_misses = 4854334
	L1D_total_cache_miss_rate = 0.8262
	L1D_total_cache_pending_hits = 47606
	L1D_total_cache_reservation_fails = 26265196
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.164
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 973224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4117302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26265081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 726056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 47606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5864188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1245270
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25019811
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1142, 881, 1084, 1026, 1084, 1113, 1461, 1084, 1142, 1142, 1142, 1519, 1287, 939, 1171, 910, 1142, 1026, 997, 1055, 1461, 1287, 968, 1345, 1003, 887, 1032, 1235, 1003, 1003, 1119, 974, 
gpgpu_n_tot_thrd_icount = 34406784
gpgpu_n_tot_w_icount = 1075212
gpgpu_n_stall_shd_mem = 11142141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4843358
gpgpu_n_mem_write_global = 10976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7958574
gpgpu_n_store_insn = 87804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 526848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10833351
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 308790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9818664	W0_Idle:840047	W0_Scoreboard:106415153	W1:0	W2:34481	W3:0	W4:36685	W5:1404	W6:84677	W7:5124	W8:40560	W9:6360	W10:35059	W11:3984	W12:55237	W13:0	W14:40176	W15:0	W16:33357	W17:0	W18:39865	W19:16	W20:47156	W21:1856	W22:37369	W23:6841	W24:41435	W25:8480	W26:59178	W27:5420	W28:34618	W29:567	W30:26275	W31:2925	W32:386107
single_issue_nums: WS0:268049	WS1:267237	WS2:267672	WS3:272254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38746864 {8:4843358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 439040 {40:10976,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193734320 {40:4843358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87808 {8:10976,}
maxmflatency = 11540 
max_icnt2mem_latency = 6377 
maxmrqlatency = 5039 
max_icnt2sh_latency = 420 
averagemflatency = 1157 
avg_icnt2mem_latency = 439 
avg_mrq_latency = 162 
avg_icnt2sh_latency = 4 
mrq_lat_table:499833 	20492 	45309 	92994 	188972 	324774 	564785 	881464 	707352 	86872 	5013 	3050 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661366 	1087459 	1190899 	1154082 	595166 	165287 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1935917 	502805 	462451 	653750 	714747 	370446 	200017 	14201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4071393 	416080 	185247 	106820 	51883 	13000 	5786 	4125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	178 	312 	231 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        62        64        64        11        13         8        10        10        10 
dram[1]:        64        64        64        64        64        64        46        40        64        64        11         9        10         9        11         9 
dram[2]:        64        64        55        53        49        46        42        64        64        64         8        10        10        11        14         9 
dram[3]:        64        64        54        63        64        64        40        64        64        64         9        10        10        11        10        10 
dram[4]:        64        64        62        64        64        64        60        64        64        64        13        10         9        11        10        10 
dram[5]:        64        64        64        64        64        63        60        63        64        64        10         9        10         9        11        10 
dram[6]:        64        64        53        62        48        42        41        40        64        64        10        10         9         9        11         9 
dram[7]:        64        64        53        54        45        44        57        64        64        64        10        11         9        10        11         9 
dram[8]:        64        64        63        64        63        64        61        64        64        64        11         9        10        12         9         8 
dram[9]:        64        64        64        64        64        57        47        64        64        64        12        10         9        10        15         9 
dram[10]:        64        64        51        50        45        62        64        64        64        64        12         8        12        10        12        14 
dram[11]:        64        64        53        54        64        61        41        41        64        64        12         9        11        11         9        10 
maximum service time to same row:
dram[0]:      6708      6744      6725      6746      6750      6727      6884      6833      7067      7260      6858      6899      6818      7824      6800      6649 
dram[1]:      6757      6809      6763      6764      6861      6827      6799      6793      7055      7232      6828      7822      6809      6802      6720     11758 
dram[2]:      6734      6759      6742      6740      6782      6790      6895      7169      7161      7298      6869      6930      6811      6819      6700     10245 
dram[3]:      6689      6747      6700      6856      6910      6909      6791      7065      7099      7332      7370      6886      6791      6792      6646      6646 
dram[4]:      6764      6694      6701      6686      6769      6752      6789      6861      7101      7169      6937      6856      6841      6768      6768      6657 
dram[5]:      6738      6743      6717      8416      6794      6828      6892      6984      7048      7213      6851      6892      6760      6799      6746      6717 
dram[6]:      6740      6718      6695      6849      6775      6750      6777      6778      7118      7303      6873      6961      6894      6744      6842      6748 
dram[7]:      6717      6717      6681      6680      6727      6721      6983      7086      7021      7262      6896      6910      6715      6731      6751      6732 
dram[8]:      6777      6687      7991      6643      6727      6784      6827      6871      7067      7174      6867      6872      6706      6701      6709      7662 
dram[9]:      7263      6762      6932      6749      6822      6746      6785      6980      7088      7166      6846      6929      6732      6737      6734      6778 
dram[10]:      6774      6952      6693      6695      6747      6954      7056      7092      7151      7215      6892      6885      6734      6846      6727      6707 
dram[11]:      6711      6783      6681      6679      6933      6901      6804      6801      7005      7324      6943      6855      6815      6933      6952      6678 
average row accesses per activate:
dram[0]:  1.539841  1.500899  1.527578  1.501939  1.557190  1.503897  1.499472  1.476881  1.479923  1.454819  1.475051  1.454701  1.475299  1.465358  1.504297  1.470568 
dram[1]:  1.523455  1.478268  1.519489  1.497375  1.522009  1.503901  1.473759  1.455368  1.455211  1.452474  1.467979  1.455466  1.456048  1.442812  1.473082  1.445529 
dram[2]:  1.523710  1.487147  1.502459  1.505106  1.514293  1.516079  1.449772  1.444261  1.451249  1.443831  1.443445  1.448018  1.431927  1.425953  1.451356  1.434479 
dram[3]:  1.517712  1.486681  1.476186  1.514673  1.511800  1.509649  1.445534  1.450815  1.444579  1.436466  1.438838  1.433056  1.420915  1.417111  1.457739  1.450560 
dram[4]:  1.497580  1.514147  1.485041  1.506307  1.528569  1.521592  1.436343  1.448063  1.446875  1.450104  1.423948  1.435524  1.416210  1.434419  1.432700  1.440611 
dram[5]:  1.487710  1.494666  1.478390  1.506695  1.525143  1.542362  1.455594  1.453751  1.435496  1.440746  1.425804  1.418713  1.409718  1.447736  1.430333  1.430144 
dram[6]:  1.494697  1.515104  1.494960  1.514629  1.519574  1.523945  1.469397  1.461512  1.448837  1.443223  1.439256  1.445981  1.422497  1.446403  1.437421  1.435764 
dram[7]:  1.527569  1.522630  1.510132  1.515556  1.548774  1.530864  1.493965  1.485513  1.472819  1.435417  1.441911  1.458088  1.436763  1.433828  1.463495  1.445352 
dram[8]:  1.552716  1.509694  1.540467  1.522644  1.573135  1.532729  1.529006  1.500430  1.500860  1.451799  1.457057  1.449727  1.475581  1.453589  1.498993  1.472589 
dram[9]:  1.624905  1.532512  1.606091  1.516674  1.628690  1.558976  1.584418  1.478883  1.553312  1.463897  1.534225  1.444160  1.550540  1.437191  1.569946  1.456774 
dram[10]:  1.645112  1.529180  1.650157  1.529941  1.672604  1.562995  1.622482  1.491636  1.594207  1.445001  1.561257  1.429889  1.583744  1.416023  1.624945  1.461034 
dram[11]:  1.614983  1.528426  1.601485  1.528865  1.610155  1.537260  1.572531  1.481766  1.519960  1.452116  1.521645  1.441164  1.529883  1.446771  1.570123  1.474573 
average row locality = 3421004/2291801 = 1.492714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19560     18340     18512     17803     19357     17930     18462     17296     18340     16894     18116     16952     18273     17087     18711     17397 
dram[1]:     18820     17500     18072     17382     18137     17524     17535     16712     17483     16630     17440     16388     17357     16787     18125     16862 
dram[2]:     18203     17455     17396     17228     17677     17475     16856     16606     16956     16737     16689     16249     17069     16415     17110     16634 
dram[3]:     17764     17564     16938     17171     17344     17351     16492     16532     16647     16577     16335     16159     16303     16463     16748     16825 
dram[4]:     17621     17804     17010     17061     17373     17461     16355     16616     16730     16730     15968     16162     16021     16643     16642     16770 
dram[5]:     17597     17778     16848     17201     17363     17624     16521     16613     16781     16612     16045     16114     16042     16812     16573     16741 
dram[6]:     17741     18191     17336     17481     17529     17677     16886     16904     16994     17060     16392     16511     16425     16906     17108     17038 
dram[7]:     18712     18420     17571     17813     18179     18212     17560     17469     17466     16916     16689     16833     17061     17105     17764     17321 
dram[8]:     19424     18360     18656     17837     19214     18412     18383     17429     18305     17099     17556     16736     18217     17131     18582     17471 
dram[9]:     21397     18650     20550     18040     21170     18620     20323     17774     20295     17222     19718     16911     20400     17125     20555     17576 
dram[10]:     22397     18640     22007     18022     22146     18729     21652     17641     21456     17014     21111     16894     21509     17053     22106     17363 
dram[11]:     21305     18507     20696     18072     20660     18488     20367     17539     19901     16941     19680     16982     20066     17270     20595     17527 
total dram reads = 3418728
bank skew: 22397/15968 = 1.40
chip skew: 315740/268967 = 1.17
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        56        44        20        16        12         8        64        64 
dram[1]:        64        64        64        64        64        64        64        64        52        44        16         8         8        12        64        64 
dram[2]:        64        64        64        64        64        64        60        64        48        40        12        20         4         8        64        64 
dram[3]:        64        64        64        64        64        64        64        64        36        28        12        12         8         4        64        64 
dram[4]:        64        64        64        64        64        64        60        60        24        40        12         8         8         8        64        64 
dram[5]:        64        64        64        64        64        64        64        60        40        28         4        16         8         8        64        64 
dram[6]:        64        64        64        64        64        64        60        52        44        36        16        20         8         4        64        64 
dram[7]:        64        64        64        64        64        64        60        56        36        36        16        20         8         8        64        64 
dram[8]:        64        64        64        64        64        64        56        60        40        36        12        16         8         4        64        64 
dram[9]:        64        64        64        64        64        64        52        56        52        44        24        12         8         8        64        64 
dram[10]:        64        64        64        64        64        64        52        56        40        44        20        12        12        12        64        64 
dram[11]:        64        64        64        64        64        64        52        56        48        44        16        20        12        12        64        64 
total dram writes = 9104
bank skew: 64/4 = 16.00
chip skew: 796/732 = 1.09
average mf latency per bank:
dram[0]:       1377      1312      1444      1384      1316      1285      1270      1231      1246      1237      1260      1240      1270      1253      1320      1294
dram[1]:       1159      1204      1218      1264      1145      1183      1110      1167      1111      1173      1108      1164      1137      1166      1145      1194
dram[2]:       1618      2438      1709      2678      1619      2364      1485      2170      1506      2177      1558      2189      1570      2288      1610      2331
dram[3]:       2139      1843      2263      1986      2114      1792      1894      1666      1907      1713      1959      1701      1998      1721      2127      1759
dram[4]:       1562      1564      1635      1694      1560      1541      1465      1454      1452      1477      1478      1477      1523      1481      1538      1516
dram[5]:       1262      1364      1343      1463      1269      1340      1208      1284      1218      1313      1211      1303      1239      1294      1271      1324
dram[6]:       1561      1345      1704      1433      1537      1305      1453      1261      1517      1272      1487      1266      1502      1281      1533      1290
dram[7]:       1494      1323      1604      1375      1453      1278      1375      1242      1420      1261      1390      1243      1396      1242      1409      1273
dram[8]:       1397      1498      1454      1540      1355      1425      1273      1354      1316      1389      1307      1370      1296      1363      1323      1433
dram[9]:       1751      1379      1782      1407      1649      1337      1539      1274      1584      1295      1556      1264      1578      1283      1622      1313
dram[10]:       4640      1734      4665      1760      4488      1664      4458      1609      4525      1589      4454      1555      4348      1569      4307      1625
dram[11]:       1583      1581      1626      1663      1490      1500      1424      1443      1399      1432      1387      1410      1385      1455      1465      1504
maximum mf latency per bank:
dram[0]:       6000      4083      5290      4161      5247      4186      5004      3781      4984      4211      5475      3790      5374      4172      6345      4007
dram[1]:       4098      3881      4418      3912      4164      4064      4086      3537      4149      3665      4528      3736      4269      4015      4237      4157
dram[2]:       7790     11540      6012      7934      5831      7592      5365      7355      5430      7595      5826      7602      5845      8274      5980      9423
dram[3]:       8714      5407      8772      7749      7142      5286      6726      5221      7421      5705      7424      5390      7131      5533      8889      5289
dram[4]:       7360      5557      5077      4902      4987      4715      4896      4771      4630      4639      4867      4859      4597      4660      4747      5072
dram[5]:       6462      5242      5586      5560      3745      4854      3577      4810      3728      4636      3432      4607      3468      5007      3777      4866
dram[6]:       5286      4645      5369      5688      5335      4507      5026      4499      5446      4574      5165      4101      5593      4280      5456      4311
dram[7]:       5561      6031      5202      4771      4903      4454      4752      3966      5121      4044      4934      4093      4916      3903      4956      4113
dram[8]:       4382      6526      4659      4799      4298      4697      4090      4539      4372      4784      4286      4716      4258      4795      4468      4982
dram[9]:       7630      6683      6211      5062      6021      4303      5946      3466      5892      3738      5999      3614      6158      3776      6313      5936
dram[10]:       8958      5655      8789      5032      7677      6095      7653      4726      7505      4483      7381      4142      7585      4272      7807      5919
dram[11]:       5977      6747      5345      4935      5024      5260      5172      4240      4744      4138      4914      4107      4828      4543      6175      4790

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2038733 n_act=193669 n_pre=193653 n_ref_event=4572360550251980812 n_req=289229 n_rd=289030 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.4449
n_activity=2496543 dram_eff=0.4644
bk0: 19560a 599604i bk1: 18340a 656539i bk2: 18512a 671948i bk3: 17803a 710445i bk4: 19357a 645951i bk5: 17930a 712432i bk6: 18462a 698484i bk7: 17296a 764612i bk8: 18340a 697642i bk9: 16894a 774544i bk10: 18116a 684037i bk11: 16952a 756179i bk12: 18273a 665829i bk13: 17087a 752626i bk14: 18711a 615009i bk15: 17397a 707502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330434
Row_Buffer_Locality_read = 0.330644
Row_Buffer_Locality_write = 0.025126
Bank_Level_Parallism = 12.501219
Bank_Level_Parallism_Col = 2.345856
Bank_Level_Parallism_Ready = 1.080290
write_to_read_ratio_blp_rw_average = 0.021356
GrpLevelPara = 2.029353 

BW Util details:
bwutil = 0.444906 
total_CMD = 2605727 
util_bw = 1159304 
Wasted_Col = 1265697 
Wasted_Row = 45661 
Idle = 135065 

BW Util Bottlenecks: 
RCDc_limit = 2444733 
RCDWRc_limit = 1325 
WTRc_limit = 16790 
RTWc_limit = 81808 
CCDLc_limit = 341184 
rwq = 0 
CCDLc_limit_alone = 333856 
WTRc_limit_alone = 15869 
RTWc_limit_alone = 75401 

Commands details: 
total_CMD = 2605727 
n_nop = 2038733 
Read = 289030 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 193669 
n_pre = 193653 
n_ref = 4572360550251980812 
n_req = 289229 
total_req = 289826 

Dual Bus Interface Util: 
issued_total_row = 387322 
issued_total_col = 289826 
Row_Bus_Util =  0.148643 
CoL_Bus_Util = 0.111227 
Either_Row_CoL_Bus_Util = 0.217595 
Issued_on_Two_Bus_Simul_Util = 0.042274 
issued_two_Eff = 0.194277 
queue_avg = 45.110924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2055793 n_act=188913 n_pre=188897 n_ref_event=729644927842268448 n_req=278949 n_rd=278754 n_rd_L2_A=0 n_write=0 n_wr_bk=780 bw_util=0.4291
n_activity=2478505 dram_eff=0.4511
bk0: 18820a 693053i bk1: 17500a 738747i bk2: 18072a 742021i bk3: 17382a 779139i bk4: 18137a 750203i bk5: 17524a 779691i bk6: 17535a 798950i bk7: 16712a 818351i bk8: 17483a 763967i bk9: 16630a 819850i bk10: 17440a 769066i bk11: 16388a 828936i bk12: 17357a 754390i bk13: 16787a 777615i bk14: 18125a 681955i bk15: 16862a 768950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322805
Row_Buffer_Locality_read = 0.323027
Row_Buffer_Locality_write = 0.005128
Bank_Level_Parallism = 12.164611
Bank_Level_Parallism_Col = 0.926387
Bank_Level_Parallism_Ready = 1.077883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.429107 
total_CMD = 2605727 
util_bw = 1118136 
Wasted_Col = 1267821 
Wasted_Row = 58070 
Idle = 161700 

BW Util Bottlenecks: 
RCDc_limit = 2426354 
RCDWRc_limit = 1253 
WTRc_limit = 16740 
RTWc_limit = 46284 
CCDLc_limit = 325451 
rwq = 0 
CCDLc_limit_alone = 321209 
WTRc_limit_alone = 15818 
RTWc_limit_alone = 42964 

Commands details: 
total_CMD = 2605727 
n_nop = 2055793 
Read = 278754 
Write = 0 
L2_Alloc = 0 
L2_WB = 780 
n_act = 188913 
n_pre = 188897 
n_ref = 729644927842268448 
n_req = 278949 
total_req = 279534 

Dual Bus Interface Util: 
issued_total_row = 377810 
issued_total_col = 279534 
Row_Bus_Util =  0.144992 
CoL_Bus_Util = 0.107277 
Either_Row_CoL_Bus_Util = 0.211048 
Issued_on_Two_Bus_Simul_Util = 0.041221 
issued_two_Eff = 0.195314 
queue_avg = 41.606354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2062625 n_act=186049 n_pre=186033 n_ref_event=729644927842268448 n_req=272947 n_rd=272755 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4199
n_activity=2460384 dram_eff=0.4447
bk0: 18203a 731193i bk1: 17455a 751671i bk2: 17396a 787151i bk3: 17228a 800865i bk4: 17677a 788400i bk5: 17475a 800020i bk6: 16856a 842637i bk7: 16606a 843156i bk8: 16956a 830646i bk9: 16737a 812912i bk10: 16689a 812843i bk11: 16249a 859348i bk12: 17069a 768629i bk13: 16415a 807327i bk14: 17110a 754353i bk15: 16634a 777125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318406
Row_Buffer_Locality_read = 0.318616
Row_Buffer_Locality_write = 0.020833
Bank_Level_Parallism = 12.066549
Bank_Level_Parallism_Col = 0.926387
Bank_Level_Parallism_Ready = 1.073721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.419880 
total_CMD = 2605727 
util_bw = 1094092 
Wasted_Col = 1264912 
Wasted_Row = 62942 
Idle = 183781 

BW Util Bottlenecks: 
RCDc_limit = 2412512 
RCDWRc_limit = 1264 
WTRc_limit = 15430 
RTWc_limit = 69644 
CCDLc_limit = 313691 
rwq = 0 
CCDLc_limit_alone = 308147 
WTRc_limit_alone = 14640 
RTWc_limit_alone = 64890 

Commands details: 
total_CMD = 2605727 
n_nop = 2062625 
Read = 272755 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 186049 
n_pre = 186033 
n_ref = 729644927842268448 
n_req = 272947 
total_req = 273523 

Dual Bus Interface Util: 
issued_total_row = 372082 
issued_total_col = 273523 
Row_Bus_Util =  0.142794 
CoL_Bus_Util = 0.104970 
Either_Row_CoL_Bus_Util = 0.208426 
Issued_on_Two_Bus_Simul_Util = 0.039338 
issued_two_Eff = 0.188736 
queue_avg = 41.400661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2067051 n_act=184106 n_pre=184090 n_ref_event=7809069458097652490 n_req=269398 n_rd=269213 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.4144
n_activity=2454464 dram_eff=0.4399
bk0: 17764a 777380i bk1: 17564a 780803i bk2: 16938a 818184i bk3: 17171a 822509i bk4: 17344a 828484i bk5: 17351a 829848i bk6: 16492a 896634i bk7: 16532a 872762i bk8: 16647a 848559i bk9: 16577a 841137i bk10: 16335a 864174i bk11: 16159a 873964i bk12: 16303a 845703i bk13: 16463a 815398i bk14: 16748a 805051i bk15: 16825a 795521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316639
Row_Buffer_Locality_read = 0.316842
Row_Buffer_Locality_write = 0.021622
Bank_Level_Parallism = 11.879245
Bank_Level_Parallism_Col = 0.446439
Bank_Level_Parallism_Ready = 1.073430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.414400 
total_CMD = 2605727 
util_bw = 1079812 
Wasted_Col = 1264402 
Wasted_Row = 69684 
Idle = 191829 

BW Util Bottlenecks: 
RCDc_limit = 2402098 
RCDWRc_limit = 1246 
WTRc_limit = 15266 
RTWc_limit = 71152 
CCDLc_limit = 307120 
rwq = 0 
CCDLc_limit_alone = 301571 
WTRc_limit_alone = 14516 
RTWc_limit_alone = 66353 

Commands details: 
total_CMD = 2605727 
n_nop = 2067051 
Read = 269213 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 184106 
n_pre = 184090 
n_ref = 7809069458097652490 
n_req = 269398 
total_req = 269953 

Dual Bus Interface Util: 
issued_total_row = 368196 
issued_total_col = 269953 
Row_Bus_Util =  0.141303 
CoL_Bus_Util = 0.103600 
Either_Row_CoL_Bus_Util = 0.206728 
Issued_on_Two_Bus_Simul_Util = 0.038175 
issued_two_Eff = 0.184662 
queue_avg = 40.946491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2067438 n_act=183886 n_pre=183870 n_ref_event=7809069458097652490 n_req=269150 n_rd=268967 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.414
n_activity=2445128 dram_eff=0.4412
bk0: 17621a 766857i bk1: 17804a 765320i bk2: 17010a 810778i bk3: 17061a 822067i bk4: 17373a 826651i bk5: 17461a 805600i bk6: 16355a 875746i bk7: 16616a 861051i bk8: 16730a 839663i bk9: 16730a 832182i bk10: 15968a 883716i bk11: 16162a 866154i bk12: 16021a 841694i bk13: 16643a 807083i bk14: 16642a 792276i bk15: 16770a 787052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316827
Row_Buffer_Locality_read = 0.317039
Row_Buffer_Locality_write = 0.005464
Bank_Level_Parallism = 11.972342
Bank_Level_Parallism_Col = 0.446439
Bank_Level_Parallism_Ready = 1.070397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.414010 
total_CMD = 2605727 
util_bw = 1078796 
Wasted_Col = 1261117 
Wasted_Row = 66100 
Idle = 199714 

BW Util Bottlenecks: 
RCDc_limit = 2397688 
RCDWRc_limit = 1215 
WTRc_limit = 14911 
RTWc_limit = 67642 
CCDLc_limit = 308169 
rwq = 0 
CCDLc_limit_alone = 302828 
WTRc_limit_alone = 14198 
RTWc_limit_alone = 63014 

Commands details: 
total_CMD = 2605727 
n_nop = 2067438 
Read = 268967 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 183886 
n_pre = 183870 
n_ref = 7809069458097652490 
n_req = 269150 
total_req = 269699 

Dual Bus Interface Util: 
issued_total_row = 367756 
issued_total_col = 269699 
Row_Bus_Util =  0.141134 
CoL_Bus_Util = 0.103502 
Either_Row_CoL_Bus_Util = 0.206579 
Issued_on_Two_Bus_Simul_Util = 0.038057 
issued_two_Eff = 0.184224 
queue_avg = 41.037102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2068216 n_act=184376 n_pre=184360 n_ref_event=2323048663039436895 n_req=269450 n_rd=269265 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.4145
n_activity=2446475 dram_eff=0.4415
bk0: 17597a 767422i bk1: 17778a 759590i bk2: 16848a 817113i bk3: 17201a 806483i bk4: 17363a 822874i bk5: 17624a 821869i bk6: 16521a 888444i bk7: 16613a 862344i bk8: 16781a 818706i bk9: 16612a 827687i bk10: 16045a 880909i bk11: 16114a 846655i bk12: 16042a 850766i bk13: 16812a 802624i bk14: 16573a 800965i bk15: 16741a 789686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315769
Row_Buffer_Locality_read = 0.315979
Row_Buffer_Locality_write = 0.010811
Bank_Level_Parallism = 11.972954
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.073330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.414479 
total_CMD = 2605727 
util_bw = 1080020 
Wasted_Col = 1261458 
Wasted_Row = 66222 
Idle = 198027 

BW Util Bottlenecks: 
RCDc_limit = 2403067 
RCDWRc_limit = 1300 
WTRc_limit = 15574 
RTWc_limit = 53856 
CCDLc_limit = 307691 
rwq = 0 
CCDLc_limit_alone = 303309 
WTRc_limit_alone = 14904 
RTWc_limit_alone = 50144 

Commands details: 
total_CMD = 2605727 
n_nop = 2068216 
Read = 269265 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 184376 
n_pre = 184360 
n_ref = 2323048663039436895 
n_req = 269450 
total_req = 270005 

Dual Bus Interface Util: 
issued_total_row = 368736 
issued_total_col = 270005 
Row_Bus_Util =  0.141510 
CoL_Bus_Util = 0.103620 
Either_Row_CoL_Bus_Util = 0.206281 
Issued_on_Two_Bus_Simul_Util = 0.038849 
issued_two_Eff = 0.188331 
queue_avg = 40.865871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2061886 n_act=186705 n_pre=186689 n_ref_event=2323048663039436895 n_req=274367 n_rd=274179 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.422
n_activity=2456129 dram_eff=0.4477
bk0: 17741a 748190i bk1: 18191a 702087i bk2: 17336a 761535i bk3: 17481a 763514i bk4: 17529a 796179i bk5: 17677a 781763i bk6: 16886a 828566i bk7: 16904a 819911i bk8: 16994a 791794i bk9: 17060a 782376i bk10: 16392a 823756i bk11: 16511a 817524i bk12: 16425a 807831i bk13: 16906a 771994i bk14: 17108a 732714i bk15: 17038a 749627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319543
Row_Buffer_Locality_read = 0.319755
Row_Buffer_Locality_write = 0.010638
Bank_Level_Parallism = 12.194664
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.073480
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.422041 
total_CMD = 2605727 
util_bw = 1099724 
Wasted_Col = 1260842 
Wasted_Row = 59614 
Idle = 185547 

BW Util Bottlenecks: 
RCDc_limit = 2412617 
RCDWRc_limit = 1238 
WTRc_limit = 14666 
RTWc_limit = 54925 
CCDLc_limit = 316918 
rwq = 0 
CCDLc_limit_alone = 312160 
WTRc_limit_alone = 13939 
RTWc_limit_alone = 50894 

Commands details: 
total_CMD = 2605727 
n_nop = 2061886 
Read = 274179 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 186705 
n_pre = 186689 
n_ref = 2323048663039436895 
n_req = 274367 
total_req = 274931 

Dual Bus Interface Util: 
issued_total_row = 373394 
issued_total_col = 274931 
Row_Bus_Util =  0.143297 
CoL_Bus_Util = 0.105510 
Either_Row_CoL_Bus_Util = 0.208710 
Issued_on_Two_Bus_Simul_Util = 0.040098 
issued_two_Eff = 0.192122 
queue_avg = 41.952461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2051153 n_act=189708 n_pre=189692 n_ref_event=2323048663039436895 n_req=281279 n_rd=281091 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4327
n_activity=2470980 dram_eff=0.4562
bk0: 18712a 667544i bk1: 18420a 672194i bk2: 17571a 733675i bk3: 17813a 713610i bk4: 18179a 741194i bk5: 18212a 723746i bk6: 17560a 775073i bk7: 17469a 769468i bk8: 17466a 757161i bk9: 16916a 764095i bk10: 16689a 792857i bk11: 16833a 786621i bk12: 17061a 744240i bk13: 17105a 738532i bk14: 17764a 691827i bk15: 17321a 711125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325588
Row_Buffer_Locality_read = 0.325781
Row_Buffer_Locality_write = 0.037234
Bank_Level_Parallism = 12.380877
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.076829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.432652 
total_CMD = 2605727 
util_bw = 1127372 
Wasted_Col = 1259963 
Wasted_Row = 52889 
Idle = 165503 

BW Util Bottlenecks: 
RCDc_limit = 2422632 
RCDWRc_limit = 1145 
WTRc_limit = 14928 
RTWc_limit = 62437 
CCDLc_limit = 328293 
rwq = 0 
CCDLc_limit_alone = 322929 
WTRc_limit_alone = 14183 
RTWc_limit_alone = 57818 

Commands details: 
total_CMD = 2605727 
n_nop = 2051153 
Read = 281091 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 189708 
n_pre = 189692 
n_ref = 2323048663039436895 
n_req = 281279 
total_req = 281843 

Dual Bus Interface Util: 
issued_total_row = 379400 
issued_total_col = 281843 
Row_Bus_Util =  0.145602 
CoL_Bus_Util = 0.108163 
Either_Row_CoL_Bus_Util = 0.212829 
Issued_on_Two_Bus_Simul_Util = 0.040936 
issued_two_Eff = 0.192344 
queue_avg = 43.438248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.4382
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2040158 n_act=192453 n_pre=192437 n_ref_event=2323048663039436895 n_req=288998 n_rd=288812 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.4445
n_activity=2484745 dram_eff=0.4661
bk0: 19424a 608506i bk1: 18360a 633794i bk2: 18656a 646304i bk3: 17837a 709427i bk4: 19214a 650664i bk5: 18412a 683906i bk6: 18383a 721348i bk7: 17429a 759374i bk8: 18305a 680920i bk9: 17099a 730692i bk10: 17556a 705596i bk11: 16736a 779159i bk12: 18217a 659006i bk13: 17131a 740066i bk14: 18582a 626831i bk15: 17471a 683143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334103
Row_Buffer_Locality_read = 0.334311
Row_Buffer_Locality_write = 0.010753
Bank_Level_Parallism = 12.606294
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.077934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.444492 
total_CMD = 2605727 
util_bw = 1158224 
Wasted_Col = 1253297 
Wasted_Row = 46145 
Idle = 148061 

BW Util Bottlenecks: 
RCDc_limit = 2420587 
RCDWRc_limit = 1268 
WTRc_limit = 14846 
RTWc_limit = 62193 
CCDLc_limit = 336375 
rwq = 0 
CCDLc_limit_alone = 331081 
WTRc_limit_alone = 14152 
RTWc_limit_alone = 57593 

Commands details: 
total_CMD = 2605727 
n_nop = 2040158 
Read = 288812 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 192453 
n_pre = 192437 
n_ref = 2323048663039436895 
n_req = 288998 
total_req = 289556 

Dual Bus Interface Util: 
issued_total_row = 384890 
issued_total_col = 289556 
Row_Bus_Util =  0.147709 
CoL_Bus_Util = 0.111123 
Either_Row_CoL_Bus_Util = 0.217048 
Issued_on_Two_Bus_Simul_Util = 0.041784 
issued_two_Eff = 0.192509 
queue_avg = 45.389320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.3893
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2014169 n_act=199571 n_pre=199555 n_ref_event=2323048663039436895 n_req=306518 n_rd=306326 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4714
n_activity=2514007 dram_eff=0.4886
bk0: 21397a 435183i bk1: 18650a 573644i bk2: 20550a 487438i bk3: 18040a 621261i bk4: 21170a 491173i bk5: 18620a 624967i bk6: 20323a 548934i bk7: 17774a 649076i bk8: 20295a 518288i bk9: 17222a 685524i bk10: 19718a 544148i bk11: 16911a 694411i bk12: 20400a 475686i bk13: 17125a 637115i bk14: 20555a 446312i bk15: 17576a 593671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.348942
Row_Buffer_Locality_read = 0.349141
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 13.215449
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.088673
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.471414 
total_CMD = 2605727 
util_bw = 1228376 
Wasted_Col = 1240592 
Wasted_Row = 26982 
Idle = 109777 

BW Util Bottlenecks: 
RCDc_limit = 2429080 
RCDWRc_limit = 1139 
WTRc_limit = 15251 
RTWc_limit = 128593 
CCDLc_limit = 371436 
rwq = 0 
CCDLc_limit_alone = 361119 
WTRc_limit_alone = 14564 
RTWc_limit_alone = 118963 

Commands details: 
total_CMD = 2605727 
n_nop = 2014169 
Read = 306326 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 199571 
n_pre = 199555 
n_ref = 2323048663039436895 
n_req = 306518 
total_req = 307094 

Dual Bus Interface Util: 
issued_total_row = 399126 
issued_total_col = 307094 
Row_Bus_Util =  0.153173 
CoL_Bus_Util = 0.117853 
Either_Row_CoL_Bus_Util = 0.227022 
Issued_on_Two_Bus_Simul_Util = 0.044004 
issued_two_Eff = 0.193831 
queue_avg = 51.965206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9652
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=1999997 n_act=203128 n_pre=203112 n_ref_event=2323048663039436895 n_req=315930 n_rd=315740 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.4859
n_activity=2523677 dram_eff=0.5016
bk0: 22397a 342265i bk1: 18640a 531096i bk2: 22007a 374074i bk3: 18022a 594405i bk4: 22146a 394496i bk5: 18729a 559519i bk6: 21652a 443474i bk7: 17641a 617896i bk8: 21456a 399734i bk9: 17014a 648698i bk10: 21111a 411725i bk11: 16894a 671517i bk12: 21509a 391165i bk13: 17053a 616426i bk14: 22106a 336225i bk15: 17363a 577186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.357079
Row_Buffer_Locality_read = 0.357265
Row_Buffer_Locality_write = 0.047368
Bank_Level_Parallism = 13.591503
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.100077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.485853 
total_CMD = 2605727 
util_bw = 1266000 
Wasted_Col = 1227602 
Wasted_Row = 15603 
Idle = 96522 

BW Util Bottlenecks: 
RCDc_limit = 2424389 
RCDWRc_limit = 1072 
WTRc_limit = 14356 
RTWc_limit = 205726 
CCDLc_limit = 386498 
rwq = 0 
CCDLc_limit_alone = 370958 
WTRc_limit_alone = 13624 
RTWc_limit_alone = 190918 

Commands details: 
total_CMD = 2605727 
n_nop = 1999997 
Read = 315740 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 203128 
n_pre = 203112 
n_ref = 2323048663039436895 
n_req = 315930 
total_req = 316500 

Dual Bus Interface Util: 
issued_total_row = 406240 
issued_total_col = 316500 
Row_Bus_Util =  0.155903 
CoL_Bus_Util = 0.121463 
Either_Row_CoL_Bus_Util = 0.232461 
Issued_on_Two_Bus_Simul_Util = 0.044905 
issued_two_Eff = 0.193172 
queue_avg = 59.696011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2605727 n_nop=2013318 n_act=199358 n_pre=199342 n_ref_event=2323048663039436895 n_req=304789 n_rd=304596 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.4688
n_activity=2514869 dram_eff=0.4857
bk0: 21305a 435021i bk1: 18507a 579833i bk2: 20696a 497653i bk3: 18072a 637560i bk4: 20660a 509525i bk5: 18488a 619215i bk6: 20367a 538016i bk7: 17539a 688389i bk8: 19901a 525676i bk9: 16941a 725019i bk10: 19680a 551123i bk11: 16982a 688722i bk12: 20066a 507250i bk13: 17270a 647780i bk14: 20595a 463590i bk15: 17527a 635526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.345948
Row_Buffer_Locality_read = 0.346147
Row_Buffer_Locality_write = 0.031088
Bank_Level_Parallism = 13.117426
Bank_Level_Parallism_Col = 1.806659
Bank_Level_Parallism_Ready = 1.089173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.468764 
total_CMD = 2605727 
util_bw = 1221472 
Wasted_Col = 1247933 
Wasted_Row = 28000 
Idle = 108322 

BW Util Bottlenecks: 
RCDc_limit = 2440743 
RCDWRc_limit = 1197 
WTRc_limit = 15174 
RTWc_limit = 125116 
CCDLc_limit = 363217 
rwq = 0 
CCDLc_limit_alone = 353215 
WTRc_limit_alone = 14526 
RTWc_limit_alone = 115762 

Commands details: 
total_CMD = 2605727 
n_nop = 2013318 
Read = 304596 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 199358 
n_pre = 199342 
n_ref = 2323048663039436895 
n_req = 304789 
total_req = 305368 

Dual Bus Interface Util: 
issued_total_row = 398700 
issued_total_col = 305368 
Row_Bus_Util =  0.153009 
CoL_Bus_Util = 0.117191 
Either_Row_CoL_Bus_Util = 0.227349 
Issued_on_Two_Bus_Simul_Util = 0.042851 
issued_two_Eff = 0.188483 
queue_avg = 51.275402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 205979, Miss = 149787, Miss_rate = 0.727, Pending_hits = 122, Reservation_fails = 463
L2_cache_bank[1]: Access = 199539, Miss = 140151, Miss_rate = 0.702, Pending_hits = 90, Reservation_fails = 1029
L2_cache_bank[2]: Access = 199977, Miss = 143425, Miss_rate = 0.717, Pending_hits = 94, Reservation_fails = 1950
L2_cache_bank[3]: Access = 196185, Miss = 136241, Miss_rate = 0.694, Pending_hits = 62, Reservation_fails = 823
L2_cache_bank[4]: Access = 200558, Miss = 138408, Miss_rate = 0.690, Pending_hits = 193, Reservation_fails = 4571
L2_cache_bank[5]: Access = 197963, Miss = 135251, Miss_rate = 0.683, Pending_hits = 164, Reservation_fails = 4688
L2_cache_bank[6]: Access = 198574, Miss = 135023, Miss_rate = 0.680, Pending_hits = 119, Reservation_fails = 7
L2_cache_bank[7]: Access = 197470, Miss = 135086, Miss_rate = 0.684, Pending_hits = 124, Reservation_fails = 1736
L2_cache_bank[8]: Access = 200291, Miss = 134176, Miss_rate = 0.670, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[9]: Access = 197853, Miss = 135699, Miss_rate = 0.686, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[10]: Access = 197737, Miss = 134226, Miss_rate = 0.679, Pending_hits = 91, Reservation_fails = 864
L2_cache_bank[11]: Access = 197511, Miss = 135947, Miss_rate = 0.688, Pending_hits = 99, Reservation_fails = 2977
L2_cache_bank[12]: Access = 202549, Miss = 136867, Miss_rate = 0.676, Pending_hits = 121, Reservation_fails = 1700
L2_cache_bank[13]: Access = 200760, Miss = 138220, Miss_rate = 0.688, Pending_hits = 155, Reservation_fails = 5
L2_cache_bank[14]: Access = 201073, Miss = 141458, Miss_rate = 0.704, Pending_hits = 144, Reservation_fails = 1358
L2_cache_bank[15]: Access = 200918, Miss = 140541, Miss_rate = 0.699, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[16]: Access = 206938, Miss = 148793, Miss_rate = 0.719, Pending_hits = 136, Reservation_fails = 740
L2_cache_bank[17]: Access = 201710, Miss = 140931, Miss_rate = 0.699, Pending_hits = 88, Reservation_fails = 562
L2_cache_bank[18]: Access = 210911, Miss = 164864, Miss_rate = 0.782, Pending_hits = 131, Reservation_fails = 2683
L2_cache_bank[19]: Access = 202554, Miss = 142374, Miss_rate = 0.703, Pending_hits = 83, Reservation_fails = 198
L2_cache_bank[20]: Access = 219237, Miss = 174844, Miss_rate = 0.798, Pending_hits = 281, Reservation_fails = 99320
L2_cache_bank[21]: Access = 204214, Miss = 141812, Miss_rate = 0.694, Pending_hits = 179, Reservation_fails = 7
L2_cache_bank[22]: Access = 212755, Miss = 163730, Miss_rate = 0.770, Pending_hits = 140, Reservation_fails = 777
L2_cache_bank[23]: Access = 201078, Miss = 141782, Miss_rate = 0.705, Pending_hits = 87, Reservation_fails = 1901
L2_total_cache_accesses = 4854334
L2_total_cache_misses = 3429636
L2_total_cache_miss_rate = 0.7065
L2_total_cache_pending_hits = 3057
L2_total_cache_reservation_fails = 128359
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1421573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2843280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 575448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3057
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4843358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 128359
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=4854334
icnt_total_pkts_simt_to_mem=4854334
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4854334
Req_Network_cycles = 1016089
Req_Network_injected_packets_per_cycle =       4.7775 
Req_Network_conflicts_per_cycle =       9.7334
Req_Network_conflicts_per_cycle_util =      10.0660
Req_Bank_Level_Parallism =       4.9407
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      22.9586
Req_Network_out_buffer_full_per_cycle =       0.3857
Req_Network_out_buffer_avg_util =      34.1053

Reply_Network_injected_packets_num = 4854334
Reply_Network_cycles = 1016089
Reply_Network_injected_packets_per_cycle =        4.7775
Reply_Network_conflicts_per_cycle =        1.7203
Reply_Network_conflicts_per_cycle_util =       1.7925
Reply_Bank_Level_Parallism =       4.9778
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4520
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1592
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 2 sec (8102 sec)
gpgpu_simulation_rate = 2791 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 10920000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 8095987.5960 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.095195]
Verifying...
	runtime [serial] = 16.128000 ms.
Total element = 87804, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 7809 || total err Element = 7809
	[max error  0.999930, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
