============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  02:22:51 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-15168 ps) Setup Check with Pin U4/alu_result_reg[26]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[0]/CK
          Clock: (R) CLK
       Endpoint: (F) U4/alu_result_reg[26]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    6200          200     
                                              
             Setup:-     895                  
       Uncertainty:-     300                  
     Required Time:=    5005                  
      Launch Clock:-     200                  
         Data Path:-   19973                  
             Slack:=  -15168                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[0]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[0]/Q  -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  U4/g459479/Y                      -       A->Y  R     INVX2          5 350.8   627  1271    4368    (-,-) 
  U4/g459478/Y                      -       A->Y  F     NAND2X2        1  74.7   272   433    4801    (-,-) 
  U4/g459477/Y                      -       A->Y  R     INVX3          7 353.1   426   764    5565    (-,-) 
  U4/g484760/Y                      -       A->Y  F     NAND2X2        1  74.7   261   421    5986    (-,-) 
  U4/g484759/Y                      -       A->Y  R     INVX3          3 199.0   254   557    6543    (-,-) 
  U4/g484761/Y                      -       A->Y  F     NAND2X3        3 217.4   363   576    7119    (-,-) 
  U4/fopt476793/Y                   -       A->Y  R     INVX4          6 292.9   279   649    7768    (-,-) 
  U4/g476794/Y                      -       A->Y  F     INVX3          5 187.4   183   374    8142    (-,-) 
  U4/g283076__5122/Y                -       B->Y  R     OAI21X1        1  33.0   353   602    8744    (-,-) 
  U4/g282761__6783/Y                -       C->Y  F     AOI21X1        1  34.6   324   452    9197    (-,-) 
  U4/g464137/Y                      -       A->Y  R     NAND3X1        1  57.1   336   648    9845    (-,-) 
  U4/g480391/Y                      -       B->Y  F     NOR2X2         1  78.1   187   353   10198    (-,-) 
  U4/g480390/Y                      -       A->Y  R     NAND2X3        3 167.9   272   574   10772    (-,-) 
  U4/g476399/Y                      -       A->Y  F     INVX2          2 149.4   211   426   11198    (-,-) 
  U4/fopt464915/Y                   -       A->Y  R     INVX3          1  56.9    98   330   11528    (-,-) 
  U4/g464575/Y                      -       B->Y  F     NAND2X2        2  68.1   206   341   11869    (-,-) 
  U4/g477305/Y                      -       B->Y  R     OAI21X1        1  55.5   504   798   12668    (-,-) 
  U4/g214/Y                         -       A->Y  F     NAND2X2        1  55.7   219   374   13042    (-,-) 
  U4/g469737/Y                      -       B->Y  R     NAND2X2        2  69.9   206   428   13471    (-,-) 
  U4/g469739/Y                      -       A->Y  F     NAND3X1        1  55.7   501   766   14237    (-,-) 
  U4/g480521/Y                      -       B->Y  R     NAND2X2        1  80.6   211   620   14857    (-,-) 
  U4/g480519/Y                      -       B->Y  F     NOR2X3         2 109.0   155   318   15176    (-,-) 
  U4/g477091/Y                      -       A->Y  R     NAND2X2        2 117.8   267   485   15661    (-,-) 
  U4/g464847/Y                      -       B->Y  F     NAND2X3        2 134.7   259   447   16108    (-,-) 
  U4/g464419/Y                      -       A->Y  R     NAND2X2        2 137.7   306   594   16702    (-,-) 
  U4/g462213/Y                      -       B->Y  F     NAND2X3        2 133.5   249   457   17159    (-,-) 
  U4/g183/Y                         -       B->Y  R     NOR2X3         2 137.7   388   641   17800    (-,-) 
  U4/g178/Y                         -       B->Y  F     NOR2X2         1  55.4   295   319   18119    (-,-) 
  U4/g461954/Y                      -       A->Y  R     INVX2          1  34.8   107   356   18474    (-,-) 
  U4/g461953/Y                      -       B->Y  F     AOI21X1        1  36.3   254   410   18885    (-,-) 
  U4/g477323/Y                      -       B->Y  R     NAND2X1        1  34.7   210   461   19346    (-,-) 
  U4/g477322/Y                      -       A->Y  F     NAND4X1        1  30.6   519   827   20173    (-,-) 
  U4/alu_result_reg[26]/D           <<<     -     F     DFFX1          1     -     -     0   20173    (-,-) 
#-----------------------------------------------------------------------------------------------------------

