module bitcoin_hash (input logic        clk, reset_n, start,
                     input logic [15:0] message_addr, output_addr,
                    output logic        done, mem_clk, mem_we,
                    output logic [15:0] mem_addr,
                    output logic [31:0] mem_write_data,
                     input logic [31:0] mem_read_data);

parameter num_nonces = 16;

//logic [ 4:0] state;
logic [31:0] hout[num_nonces];
parameter int SHA_256_constants[7:0] = {32'h6a09e667,32'hbb67ae85,32'h3c6ef372,32'ha54ff53a,32'h510e527f,32'h9b05688c,
32'h1f83d9ab,32'h5be0cd19};
int internal_output_addr;

parameter int k[64] = '{
    32'h428a2f98,32'h71374491,32'hb5c0fbcf,32'he9b5dba5,32'h3956c25b,32'h59f111f1,32'h923f82a4,32'hab1c5ed5,
    32'hd807aa98,32'h12835b01,32'h243185be,32'h550c7dc3,32'h72be5d74,32'h80deb1fe,32'h9bdc06a7,32'hc19bf174,
    32'he49b69c1,32'hefbe4786,32'h0fc19dc6,32'h240ca1cc,32'h2de92c6f,32'h4a7484aa,32'h5cb0a9dc,32'h76f988da,
    32'h983e5152,32'ha831c66d,32'hb00327c8,32'hbf597fc7,32'hc6e00bf3,32'hd5a79147,32'h06ca6351,32'h14292967,
    32'h27b70a85,32'h2e1b2138,32'h4d2c6dfc,32'h53380d13,32'h650a7354,32'h766a0abb,32'h81c2c92e,32'h92722c85,
    32'ha2bfe8a1,32'ha81a664b,32'hc24b8b70,32'hc76c51a3,32'hd192e819,32'hd6990624,32'hf40e3585,32'h106aa070,
    32'h19a4c116,32'h1e376c08,32'h2748774c,32'h34b0bcb5,32'h391c0cb3,32'h4ed8aa4a,32'h5b9cca4f,32'h682e6ff3,
    32'h748f82ee,32'h78a5636f,32'h84c87814,32'h8cc70208,32'h90befffa,32'ha4506ceb,32'hbef9a3f7,32'hc67178f2
};

// Student to add rest of the code here

logic [31:0] input_message [19:0]; //original input message
logic [31:0] H_B1 [7:0]; //hash of block 1
logic [31:0] H_B2 [7:0]; //hash of block 2
logic [31:0] sha_input1 [15:0];//input for the sha_instance
logic [31:0] sha_input2 [7:0];//input for the sha_instance
logic [31:0] sha_output [15:0];//input for the sha_instance


//logic [31:0] final_hash [num_nonces:0];
enum logic[2:0] {
	IDLE = 3'b000,
	LOAD = 3'b001,
	PHASE_1 = 3'b010,
	PHASE_2 = 3'b011,
	PHASE_3 = 3'b100,
	DONE = 3'b101
} state;

//instantiate SHA
int load_counter = 0;
logic [15:0] sha_message_addr, sha_output_addr, sha_mem_addr;
logic [31:0] sha_write_data, sha_read_data;
logic sha_start;
logic sha_done;
simplified_sha256 sha_inst(
	.clk(clk),
	.reset(reset_n),
	.start(sha_start),
	.message_addr(sha_message_addr),
	.output_addr(sha_output_addr),
	.done(sha_done),
	.mem_clk(mem_clk),
	.mem_we(sha_mem_we),
	.mem_addr(sha_mem_addr),
	.mem_write_data(sha_write_data),
	.mem_read_data(sha_read_data)
);
	
	

always_ff@(posedge clk, negedge reset_n)begin
	if(!reset_n) begin //resets everything
		done <= 1'b0;
		wr_en <= 1'b0;
		mem_write_data <=0;
		load_counter <= 0;
		nonce = 0;
		for(int i = 0; i<num_nonces;i++)begin//reset through arrays
			h_b1[i] <= 0;
			h_b2[i] <= 0;
			sha_input[i] <= 0;
			sha_output[i] <= 0;
			hout[i] <= 0;
		end
		state <= IDLE;
	end
	
	case(state)
	IDLE: begin
		if(start) begin
			nonce = 0;
			state <= LOAD;
		end
	end
	
	PHASE_1: begin
		sha_start <= 1'b1;
		internal_output_addr <= output_addr;
		sha_message_addr <= message_addr;
		if(load_counter <16)begin
			mem_addr <= sha_mem_addr;
			sha_read_data <= mem_read_data;
			sha_output_addr <= 0;
			load_counter++;
		end
		else if(sha_done) begin
			state <= PHASE_2;
		end
		else begin
			if(sha_mem_we) begin
				H_B1[sha_output_addr] <= sha_write_data;
			end
		end
		//sha_input1 <= input_message[15:0];
		//sha_input2 <= SHA_256_constants;	
	end
	
	
	PHASE_2: begin
		sha_start <= 1'b1;
		sha_output_addr <= 0;
		if(load_counter < 19) begin //load the last three words into sha
			mem_addr <= sha_mem_addr+16;
			sha_read_data <= mem_read_data;
			load_counter++;
		end
		else if(load_counter == 19) begin
			sha_read_data <= nonce;
			load_counter ++;
		end
		else if(load_counter <31)begin
			sha_read_data <= 0;
		end
		else if(sha_mem_we) begin
			H_B2[sha_output_addr] <= sha_write_data;
		end	
		else if(sha_done) begin
			state <= PHASE_3;
			load_counter <= 1'b0;
		end
	end
	
	
	PHASE_3: begin
		sha_start <= 1'b1;
		sha_output_addr <= internal_output_address;
		mem_we <= sha_mem_we;
		mem_write_data <= sha_mem_write_data;
		mem_addr <= sha_mem_addr;
		sha_message_addr <= 1'b0;
		if(load_counter<8) begin
			sha_read_data <= H_B2[sha_mem_addr];
			load_counter++;
		end
		else if(load_counter < 16) begin
			sha_read_data <= 0;
			load_counter++;
		end
		if(done && nonce < 16) begin
			state <= PHASE_2;
			internal_output_address += 8;
			nonce++;
		end
		else if(done) begin
			state <= DONE;
		end
	end
	
	
	DONE: begin
		//mem_we <= 1'b1;
		//mem_addr <= output_addr;
		//mem_write_data <= final_hash;
		done <= 1'b1;
	end
	
	
	default: begin
		state <= IDLE;
	end
	endcase
end
endmodule
