{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757253227540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757253227547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 07 20:53:47 2025 " "Processing started: Sun Sep 07 20:53:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757253227547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253227547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off milestone_1 -c milestone_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off milestone_1 -c milestone_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253227547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757253228347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757253228347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST milestone_1.sv(2) " "Verilog HDL Declaration information at milestone_1.sv(2): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "milestone_1.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757253238689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACCUMULATE accumulate milestone_1.sv(18) " "Verilog HDL Declaration information at milestone_1.sv(18): object \"ACCUMULATE\" differs only in case from object \"accumulate\" in the same scope" {  } { { "milestone_1.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757253238690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file milestone_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone_1 " "Found entity 1: milestone_1" {  } { { "milestone_1.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757253238691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253238691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_insert.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_insert.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_insert " "Found entity 1: coin_insert" {  } { { "coin_insert.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757253238699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253238699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757253238710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253238710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder3bit " "Found entity 1: adder3bit" {  } { { "adder3bit.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757253238719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253238719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757253238724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253238724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "milestone_1 " "Elaborating entity \"milestone_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757253238783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_insert coin_insert:coin_insert_1 " "Elaborating entity \"coin_insert\" for hierarchy \"coin_insert:coin_insert_1\"" {  } { { "milestone_1.sv" "coin_insert_1" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757253238808 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coin_insert.sv(6) " "Verilog HDL Case Statement information at coin_insert.sv(6): all case item expressions in this case statement are onehot" {  } { { "coin_insert.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1757253238812 "|milestone_1|coin_insert:coin_insert_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3bit adder3bit:accumulate " "Elaborating entity \"adder3bit\" for hierarchy \"adder3bit:accumulate\"" {  } { { "milestone_1.sv" "accumulate" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757253238819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder3bit:accumulate\|adder:u0 " "Elaborating entity \"adder\" for hierarchy \"adder3bit:accumulate\|adder:u0\"" {  } { { "adder3bit.sv" "u0" { Text "C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757253238827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757253239560 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "total\[4\] GND " "Pin \"total\[4\]\" is stuck at GND" {  } { { "milestone_1.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757253239597 "|milestone_1|total[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_comp\[4\] GND " "Pin \"result_comp\[4\]\" is stuck at GND" {  } { { "milestone_1.sv" "" { Text "C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757253239597 "|milestone_1|result_comp[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757253239597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757253239731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Muy/Downloads/vendingmachine/output_files/milestone_1.map.smsg " "Generated suppressed messages file C:/Users/Muy/Downloads/vendingmachine/output_files/milestone_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253240000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757253240312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757253240312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757253240407 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757253240407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757253240407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757253240407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757253240428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 07 20:54:00 2025 " "Processing ended: Sun Sep 07 20:54:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757253240428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757253240428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757253240428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757253240428 ""}
