


ARM Macro Assembler    Page 1 


    1 00000000 00000010 
                       Mode_USR
                               EQU              0x10
    2 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
    3 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
    4 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
    5 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
    6 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
    7 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
    8 00000000         
    9 00000000 00000080 
                       I_Bit   EQU              0x80
   10 00000000 00000040 
                       F_Bit   EQU              0x40
   11 00000000         
   12 00000000 00000100 
                       IRQ_Stack_Size
                               EQU              0x00000100
   13 00000000 00000100 
                       FIQ_Stack_Size
                               EQU              0x00000100
   14 00000000 00000100 
                       SVC_Stack_Size
                               EQU              0x00000100
   15 00000000 00000100 
                       USR_Stack_Size
                               EQU              0x00000100
   16 00000000         
   17 00000000 40000000 
                       SRAM_Base
                               EQU              0x40000000
   18 00000000 40000100 
                       Stack_Top
                               EQU              SRAM_Base+USR_Stack_Size
   19 00000000         
   20 00000000 E01FC000 
                       MAMCR   EQU              0xE01FC000
   21 00000000 E01FC004 
                       MAMTIM  EQU              0xE01FC004
   22 00000000         
   23 00000000                 AREA             RESET,CODE,Readonly
   24 00000000         ENTRY
   25 00000000                 IMPORT           user_code
   26 00000000         
   27 00000000         
   28 00000000         VECTORS
   29 00000000 E59FF018        LDR              PC,Reset_Addr



ARM Macro Assembler    Page 2 


   30 00000004 E59FF018        LDR              PC,Undef_Addr
   31 00000008 E59FF018        LDR              PC,SWI_Addr
   32 0000000C E59FF018        LDR              PC,PAbt_Addr
   33 00000010 E59FF018        LDR              PC,DAbt_Addr
   34 00000014 E1A00000        NOP
   35 00000018 E59FF018        LDR              PC,IRQ_Addr
   36 0000001C E59FF018        LDR              PC,FIQ_Addr
   37 00000020         
   38 00000020 00000000 
                       Reset_Addr
                               DCD              ResetHandler
   39 00000024 00000000 
                       Undef_Addr
                               DCD              UndefHandler
   40 00000028 00000000 
                       SWI_Addr
                               DCD              SWIHandler
   41 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbtHandler
   42 00000030 00000000 
                       DAbt_Addr
                               DCD              DAbtHandler
   43 00000034 00000000        DCD              0
   44 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQHandler
   45 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQHandler
   46 00000040         
   47 00000040         
   48 00000040         
   49 00000040         ResetHandler
   50 00000040         ;MAM setup
   51 00000040 E59F11A8        LDR              r1,=MAMCR
   52 00000044 E3A00000        MOV              r0,#0x0
   53 00000048 E5810000        STR              r0,[r1]
   54 0000004C E59F21A0        LDR              r2,=MAMTIM
   55 00000050 E3A00001        MOV              r0,#0x1
   56 00000054 E5820000        STR              r0,[r2]
   57 00000058 E3A00002        MOV              r0,#0x2
   58 0000005C E5810000        STR              r0,[r1]
   59 00000060         ;=======================================================
                       ====================== 
   60 00000060         
   61 00000060         ;--------Timer Setup--------------
   62 00000060 E000400C 
                       T0PR    EQU              0xE000400C
   63 00000060 E0004004 
                       T0TCR   EQU              0xE0004004
   64 00000060 E0004070 
                       T0CTCR  EQU              0xE0004070
   65 00000060         
   66 00000060 E0004018 
                       T0MR0   EQU              0xE0004018
   67 00000060 E000401C 
                       T0MR1   EQU              0xE000401C
   68 00000060 E0004020 



ARM Macro Assembler    Page 3 


                       T0MR2   EQU              0xE0004020
   69 00000060 E0004024 
                       T0MR3   EQU              0xE0004024
   70 00000060         
   71 00000060 E0004014 
                       T0MCR   EQU              0xE0004014
   72 00000060 E000403C 
                       T0EMR   EQU              0xE000403C
   73 00000060 E0004000 
                       T0IR    EQU              0xE0004000
   74 00000060         ;************************* 
   75 00000060 E000800C 
                       T1PR    EQU              0xE000800C
   76 00000060 E0008004 
                       T1TCR   EQU              0xE0008004
   77 00000060 E0008070 
                       T1CTCR  EQU              0xE0008070
   78 00000060         
   79 00000060 E0008018 
                       T1MR0   EQU              0xE0008018
   80 00000060 E000801C 
                       T1MR1   EQU              0xE000801C
   81 00000060 E0008020 
                       T1MR2   EQU              0xE0008020
   82 00000060 E0008024 
                       T1MR3   EQU              0xE0008024
   83 00000060         
   84 00000060 E0008014 
                       T1MCR   EQU              0xE0008014
   85 00000060 E000803C 
                       T1EMR   EQU              0xE000803C
   86 00000060         
   87 00000060 E0008000 
                       T1IR    EQU              0xE0008000
   88 00000060         ;-------------------------------------
   89 00000060 E002C000 
                       PINSEL0 EQU              0xE002C000
   90 00000060 E002C004 
                       PINSEL1 EQU              0xE002C004
   91 00000060         
   92 00000060 E0028004 
                       IO0SET  EQU              0xE0028004
   93 00000060 E002800C 
                       IO0CLR  EQU              0xE002800C
   94 00000060         
   95 00000060         
   96 00000060         
   97 00000060         
   98 00000060         
   99 00000060         ;-------------------------------------------------------
                       ------------
  100 00000060         ;VIC   
  101 00000060 FFFFF00C 
                       VICIntSelect
                               EQU              0xFFFFF00C
  102 00000060 FFFFF010 
                       VICIntEnable
                               EQU              0xFFFFF010
  103 00000060 FFFFF014 



ARM Macro Assembler    Page 4 


                       VICIntEnClear
                               EQU              0xFFFFF014
  104 00000060 FFFFF200 
                       VICVectCntl0
                               EQU              0xFFFFF200
  105 00000060 FFFFF100 
                       VICVectAddr0
                               EQU              0xFFFFF100
  106 00000060         
  107 00000060 E59F0190        LDR              r0,=VICIntSelect
  108 00000064 E3A02010        LDR              r2,= 0x10   ;TIMER0 IRQ
  109 00000068 E5901000        LDR              r1,[r0]
  110 0000006C E1C13002        BIC              r3,r1,r2
  111 00000070 E5803000        STR              r3,[r0]
  112 00000074         
  113 00000074 E59F0180        LDR              r0,=VICIntEnable
  114 00000078 E3A02010        LDR              r2,= 0x10   ;TIMER0 Source Enab
                                                            le
  115 0000007C E5901000        LDR              r1,[r0]
  116 00000080 E1823001        ORR              r3,r2,r1
  117 00000084 E5803000        STR              r3,[r0]
  118 00000088         
  119 00000088 E59F0170        LDR              r0,=VICVectCntl0
  120 0000008C E3A02020        LDR              r2,=0x20
  121 00000090 E5901000        LDR              r1,[r0]
  122 00000094 E1823001        ORR              r3,r2,r1
  123 00000098 E5803000        STR              r3,[r0]
  124 0000009C         
  125 0000009C E59F0160        LDR              r0,=VICVectAddr0
  126 000000A0 E3A02020        LDR              r2,= 0x20
  127 000000A4 E5901000        LDR              r1,[r0]
  128 000000A8 E1823001        ORR              r3,r2,r1
  129 000000AC E5803000        STR              r3,[r0]
  130 000000B0         
  131 000000B0         
  132 000000B0         ;=======================================================
                       =======================    
  133 000000B0         
  134 000000B0         ;Stack Setup
  135 000000B0 E59F0150        LDR              R0,= Stack_Top
  136 000000B4         ;Enter Supervisor Mode and set Stack Pointer
  137 000000B4 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  138 000000B8 E1A0D000        MOV              SP, R0
  139 000000BC E2800C01        ADD              R0, R0, #SVC_Stack_Size
  140 000000C0         
  141 000000C0         ;Enter IRQ Mode and set Stack Pointer
  142 000000C0 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  143 000000C4 E1A0D000        MOV              SP, R0
  144 000000C8 E2800C01        ADD              R0, R0, #IRQ_Stack_Size
  145 000000CC         ;Enter FIQ Mode and set Stack Pointer
  146 000000CC E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  147 000000D0 E1A0D000        MOV              SP, R0
  148 000000D4 E2800C01        ADD              R0, R0, #FIQ_Stack_Size
  149 000000D8         ;Enter User Mode enable interrupts
  150 000000D8 E3A0E010        MOV              R14, #Mode_USR
  151 000000DC E3CEE0C0        BIC              R14,R14,#(I_Bit + F_Bit)



ARM Macro Assembler    Page 5 


  152 000000E0 E121F00E        MSR              CPSR_c,R14
  153 000000E4 E1A0D000        MOV              SP,r0
  154 000000E8         
  155 000000E8         
  156 000000E8 E59F011C        LDR              R0,= T0PR   ;Prescale Register
  157 000000EC E59F111C        LDR              R1,= 0x2710 ;Prescale value
  158 000000F0 E5801000        STR              R1,[R0]     ;Store Prescale
  159 000000F4         
  160 000000F4 E59F0118        LDR              R0,= T0MR0  ;Match Register 0
  161 000000F8 E3A01005        LDR              R1,= 0x5    ;CP to match
  162 000000FC E5801000        STR              R1,[R0]     ;Store Match Value
  163 00000100         
  164 00000100 E59F0110        LDR              R0,= T0MR1  ;Match Register 1
  165 00000104 E3A0100A        LDR              R1,= 0xA    ;CP to match
  166 00000108 E5801000        STR              R1,[R0]     ;Store Match Value
  167 0000010C         
  168 0000010C E59F0108        LDR              R0,= T0MR2  ;Match Register 2
  169 00000110 E3A0100F        LDR              R1,= 0xF    ;CP to match
  170 00000114 E5801000        STR              R1,[R0]     ;Store Match Value
  171 00000118         
  172 00000118 E59F0100        LDR              R0,= T0MR3  ;Match Register 3
  173 0000011C E3A01014        LDR              R1,= 0x14   ;CP to match
  174 00000120 E5801000        STR              R1,[R0]     ;Store Match Value
  175 00000124         
  176 00000124 E59F00F8        LDR              R0,= T0MCR  ;Match Control Regi
                                                            ster 
  177 00000128 E59F10F8        LDR              R1,= 0x649  ;All MR will interr
                                                            upt, MR3 reset
  178 0000012C E5801000        STR              R1,[R0]     ;
  179 00000130         
  180 00000130 E59F00F4        LDR              R0,= T0CTCR ;Timer Mode Registe
                                                            r
  181 00000134 E3A01011        LDR              R1,=0x00000011 
                                                            ;Every Rising PCLK
  182 00000138 E5902000        LDR              R2,[R0]
  183 0000013C E1C22001        BIC              R2,R1
  184 00000140 E5802000        STR              R2,[R0]
  185 00000144         
  186 00000144 E59F00E4        LDR              R0,=T0IR
  187 00000148 E3A0100F        LDR              R1,=0xF
  188 0000014C E5902000        LDR              R2,[R0]
  189 00000150 E1822001        ORR              R2,R1
  190 00000154 E5802000        STR              R2,[R0]
  191 00000158         
  192 00000158 E59F00D4        LDR              R0,= T0TCR  ;Timer Control Regi
                                                            ster
  193 0000015C E3A01001        LDR              R1,=0x00000001 ;Counter Enable
  194 00000160 E5902000        LDR              R2,[R0]
  195 00000164 E1822001        ORR              R2,R1
  196 00000168 E5802000        STR              R2,[R0]
  197 0000016C         
  198 0000016C         
  199 0000016C         
  200 0000016C E59FF0C4        LDR              PC,=user_code
  201 00000170         
  202 00000170 EAFFFFFE 
                       SWIHandler
                               B                SWIHandler
  203 00000174 EAFFFFFE 



ARM Macro Assembler    Page 6 


                       PAbtHandler
                               B                PAbtHandler
  204 00000178 EAFFFFFE 
                       DAbtHandler
                               B                DAbtHandler
  205 0000017C         IRQHandler
  206 0000017C E92D5FFF        STMDB            SP!,{R0-R12,LR}
  207 00000180         
  208 00000180 E59F00A8        LDR              R0,=T0IR
  209 00000184 E5901000        LDR              R1,[R0]     ;Clear Flag
  210 00000188 E5801000        STR              R1,[R0]
  211 0000018C         
  212 0000018C         
  213 0000018C E3510001        CMP              R1,#0x1
  214 00000190 059F00A4        LDREQ            R0,=IO0SET
  215 00000194 03A01A01        LDREQ            R1,=0x1000  ;P12 set
  216 00000198 05801000        STREQ            R1,[R0]
  217 0000019C 0A00000E        BEQ              EXIT
  218 000001A0         
  219 000001A0 E3510002        CMP              R1,#0x2
  220 000001A4 059F0090        LDREQ            R0,=IO0SET
  221 000001A8 03A01602        LDREQ            R1,=0x200000 ;P21 set
  222 000001AC 05801000        STREQ            R1,[R0]
  223 000001B0 0A000009        BEQ              EXIT
  224 000001B4         
  225 000001B4 E3510004        CMP              R1,#0x4
  226 000001B8 059F0080        LDREQ            R0,=IO0CLR
  227 000001BC 03A01A01        LDREQ            R1,=0x1000  ;P12 Clear
  228 000001C0 05801000        STREQ            R1,[R0]
  229 000001C4 0A000004        BEQ              EXIT
  230 000001C8         
  231 000001C8 E3510008        CMP              R1,#0x8
  232 000001CC 059F006C        LDREQ            R0,=IO0CLR
  233 000001D0 03A01602        LDREQ            R1,=0x200000 ;P21 Clear
  234 000001D4 05801000        STREQ            R1,[R0]
  235 000001D8 0AFFFFFF        BEQ              EXIT
  236 000001DC         
  237 000001DC         EXIT
  238 000001DC         
  239 000001DC         
  240 000001DC E8BD5FFF        LDMIA            SP!,{R0-R12,LR}
  241 000001E0 E25EF004        SUBS             pc, lr, #4  ;copy lr - 4 to PC
  242 000001E4 EAFFFFFE 
                       FIQHandler
                               B                FIQHandler
  243 000001E8 EAFFFFFE 
                       UndefHandler
                               B                UndefHandler
  244 000001EC         
  245 000001EC         
  246 000001EC EAFFFFFE 
                       stop    B                stop
  247 000001F0                 END
              E01FC000 
              E01FC004 
              FFFFF00C 
              FFFFF010 
              FFFFF200 
              FFFFF100 



ARM Macro Assembler    Page 7 


              40000100 
              E000400C 
              00002710 
              E0004018 
              E000401C 
              E0004020 
              E0004024 
              E0004014 
              00000649 
              E0004070 
              E0004000 
              E0004004 
              00000000 
              E0028004 
              E002800C 
Command Line: --debug --xref --apcs=interwork --depend=.\mystartup.d -o.\mystar
tup.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Phil
ips --predefine="__EVAL SETA 1" --list=.\mystartup.lst mystartup.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbtHandler 00000178

Symbol: DAbtHandler
   Definitions
      At line 204 in file mystartup.s
   Uses
      At line 42 in file mystartup.s
      At line 204 in file mystartup.s

DAbt_Addr 00000030

Symbol: DAbt_Addr
   Definitions
      At line 42 in file mystartup.s
   Uses
      At line 33 in file mystartup.s
Comment: DAbt_Addr used once
ENTRY 00000000

Symbol: ENTRY
   Definitions
      At line 24 in file mystartup.s
   Uses
      None
Comment: ENTRY unused
EXIT 000001DC

Symbol: EXIT
   Definitions
      At line 237 in file mystartup.s
   Uses
      At line 217 in file mystartup.s
      At line 223 in file mystartup.s
      At line 229 in file mystartup.s
      At line 235 in file mystartup.s

FIQHandler 000001E4

Symbol: FIQHandler
   Definitions
      At line 242 in file mystartup.s
   Uses
      At line 45 in file mystartup.s
      At line 242 in file mystartup.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 45 in file mystartup.s
   Uses
      At line 36 in file mystartup.s
Comment: FIQ_Addr used once
IRQHandler 0000017C

Symbol: IRQHandler
   Definitions
      At line 205 in file mystartup.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 44 in file mystartup.s
Comment: IRQHandler used once
IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 44 in file mystartup.s
   Uses
      At line 35 in file mystartup.s
Comment: IRQ_Addr used once
PAbtHandler 00000174

Symbol: PAbtHandler
   Definitions
      At line 203 in file mystartup.s
   Uses
      At line 41 in file mystartup.s
      At line 203 in file mystartup.s

PAbt_Addr 0000002C

Symbol: PAbt_Addr
   Definitions
      At line 41 in file mystartup.s
   Uses
      At line 32 in file mystartup.s
Comment: PAbt_Addr used once
RESET 00000000

Symbol: RESET
   Definitions
      At line 23 in file mystartup.s
   Uses
      None
Comment: RESET unused
ResetHandler 00000040

Symbol: ResetHandler
   Definitions
      At line 49 in file mystartup.s
   Uses
      At line 38 in file mystartup.s
Comment: ResetHandler used once
Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 38 in file mystartup.s
   Uses
      At line 29 in file mystartup.s
Comment: Reset_Addr used once
SWIHandler 00000170

Symbol: SWIHandler
   Definitions
      At line 202 in file mystartup.s
   Uses
      At line 40 in file mystartup.s
      At line 202 in file mystartup.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 40 in file mystartup.s
   Uses
      At line 31 in file mystartup.s
Comment: SWI_Addr used once
UndefHandler 000001E8

Symbol: UndefHandler
   Definitions
      At line 243 in file mystartup.s
   Uses
      At line 39 in file mystartup.s
      At line 243 in file mystartup.s

Undef_Addr 00000024

Symbol: Undef_Addr
   Definitions
      At line 39 in file mystartup.s
   Uses
      At line 30 in file mystartup.s
Comment: Undef_Addr used once
VECTORS 00000000

Symbol: VECTORS
   Definitions
      At line 28 in file mystartup.s
   Uses
      None
Comment: VECTORS unused
stop 000001EC

Symbol: stop
   Definitions
      At line 246 in file mystartup.s
   Uses
      At line 246 in file mystartup.s
Comment: stop used once
19 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FIQ_Stack_Size 00000100

Symbol: FIQ_Stack_Size
   Definitions
      At line 13 in file mystartup.s
   Uses
      At line 148 in file mystartup.s
Comment: FIQ_Stack_Size used once
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 10 in file mystartup.s
   Uses
      At line 137 in file mystartup.s
      At line 142 in file mystartup.s
      At line 146 in file mystartup.s
      At line 151 in file mystartup.s

IO0CLR E002800C

Symbol: IO0CLR
   Definitions
      At line 93 in file mystartup.s
   Uses
      At line 226 in file mystartup.s
      At line 232 in file mystartup.s

IO0SET E0028004

Symbol: IO0SET
   Definitions
      At line 92 in file mystartup.s
   Uses
      At line 214 in file mystartup.s
      At line 220 in file mystartup.s

IRQ_Stack_Size 00000100

Symbol: IRQ_Stack_Size
   Definitions
      At line 12 in file mystartup.s
   Uses
      At line 144 in file mystartup.s
Comment: IRQ_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 9 in file mystartup.s
   Uses
      At line 137 in file mystartup.s
      At line 142 in file mystartup.s
      At line 146 in file mystartup.s
      At line 151 in file mystartup.s

MAMCR E01FC000

Symbol: MAMCR



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 20 in file mystartup.s
   Uses
      At line 51 in file mystartup.s
Comment: MAMCR used once
MAMTIM E01FC004

Symbol: MAMTIM
   Definitions
      At line 21 in file mystartup.s
   Uses
      At line 54 in file mystartup.s
Comment: MAMTIM used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 5 in file mystartup.s
   Uses
      None
Comment: Mode_ABT unused
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 2 in file mystartup.s
   Uses
      At line 146 in file mystartup.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 3 in file mystartup.s
   Uses
      At line 142 in file mystartup.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 4 in file mystartup.s
   Uses
      At line 137 in file mystartup.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 7 in file mystartup.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 6 in file mystartup.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: Mode_UND unused
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 1 in file mystartup.s
   Uses
      At line 150 in file mystartup.s
Comment: Mode_USR used once
PINSEL0 E002C000

Symbol: PINSEL0
   Definitions
      At line 89 in file mystartup.s
   Uses
      None
Comment: PINSEL0 unused
PINSEL1 E002C004

Symbol: PINSEL1
   Definitions
      At line 90 in file mystartup.s
   Uses
      None
Comment: PINSEL1 unused
SRAM_Base 40000000

Symbol: SRAM_Base
   Definitions
      At line 17 in file mystartup.s
   Uses
      At line 18 in file mystartup.s
Comment: SRAM_Base used once
SVC_Stack_Size 00000100

Symbol: SVC_Stack_Size
   Definitions
      At line 14 in file mystartup.s
   Uses
      At line 139 in file mystartup.s
Comment: SVC_Stack_Size used once
Stack_Top 40000100

Symbol: Stack_Top
   Definitions
      At line 18 in file mystartup.s
   Uses
      At line 135 in file mystartup.s
Comment: Stack_Top used once
T0CTCR E0004070

Symbol: T0CTCR
   Definitions
      At line 64 in file mystartup.s
   Uses
      At line 180 in file mystartup.s
Comment: T0CTCR used once
T0EMR E000403C



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: T0EMR
   Definitions
      At line 72 in file mystartup.s
   Uses
      None
Comment: T0EMR unused
T0IR E0004000

Symbol: T0IR
   Definitions
      At line 73 in file mystartup.s
   Uses
      At line 186 in file mystartup.s
      At line 208 in file mystartup.s

T0MCR E0004014

Symbol: T0MCR
   Definitions
      At line 71 in file mystartup.s
   Uses
      At line 176 in file mystartup.s
Comment: T0MCR used once
T0MR0 E0004018

Symbol: T0MR0
   Definitions
      At line 66 in file mystartup.s
   Uses
      At line 160 in file mystartup.s
Comment: T0MR0 used once
T0MR1 E000401C

Symbol: T0MR1
   Definitions
      At line 67 in file mystartup.s
   Uses
      At line 164 in file mystartup.s
Comment: T0MR1 used once
T0MR2 E0004020

Symbol: T0MR2
   Definitions
      At line 68 in file mystartup.s
   Uses
      At line 168 in file mystartup.s
Comment: T0MR2 used once
T0MR3 E0004024

Symbol: T0MR3
   Definitions
      At line 69 in file mystartup.s
   Uses
      At line 172 in file mystartup.s
Comment: T0MR3 used once
T0PR E000400C

Symbol: T0PR



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 62 in file mystartup.s
   Uses
      At line 156 in file mystartup.s
Comment: T0PR used once
T0TCR E0004004

Symbol: T0TCR
   Definitions
      At line 63 in file mystartup.s
   Uses
      At line 192 in file mystartup.s
Comment: T0TCR used once
T1CTCR E0008070

Symbol: T1CTCR
   Definitions
      At line 77 in file mystartup.s
   Uses
      None
Comment: T1CTCR unused
T1EMR E000803C

Symbol: T1EMR
   Definitions
      At line 85 in file mystartup.s
   Uses
      None
Comment: T1EMR unused
T1IR E0008000

Symbol: T1IR
   Definitions
      At line 87 in file mystartup.s
   Uses
      None
Comment: T1IR unused
T1MCR E0008014

Symbol: T1MCR
   Definitions
      At line 84 in file mystartup.s
   Uses
      None
Comment: T1MCR unused
T1MR0 E0008018

Symbol: T1MR0
   Definitions
      At line 79 in file mystartup.s
   Uses
      None
Comment: T1MR0 unused
T1MR1 E000801C

Symbol: T1MR1
   Definitions
      At line 80 in file mystartup.s
   Uses



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      None
Comment: T1MR1 unused
T1MR2 E0008020

Symbol: T1MR2
   Definitions
      At line 81 in file mystartup.s
   Uses
      None
Comment: T1MR2 unused
T1MR3 E0008024

Symbol: T1MR3
   Definitions
      At line 82 in file mystartup.s
   Uses
      None
Comment: T1MR3 unused
T1PR E000800C

Symbol: T1PR
   Definitions
      At line 75 in file mystartup.s
   Uses
      None
Comment: T1PR unused
T1TCR E0008004

Symbol: T1TCR
   Definitions
      At line 76 in file mystartup.s
   Uses
      None
Comment: T1TCR unused
USR_Stack_Size 00000100

Symbol: USR_Stack_Size
   Definitions
      At line 15 in file mystartup.s
   Uses
      At line 18 in file mystartup.s
Comment: USR_Stack_Size used once
VICIntEnClear FFFFF014

Symbol: VICIntEnClear
   Definitions
      At line 103 in file mystartup.s
   Uses
      None
Comment: VICIntEnClear unused
VICIntEnable FFFFF010

Symbol: VICIntEnable
   Definitions
      At line 102 in file mystartup.s
   Uses
      At line 113 in file mystartup.s
Comment: VICIntEnable used once
VICIntSelect FFFFF00C



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols


Symbol: VICIntSelect
   Definitions
      At line 101 in file mystartup.s
   Uses
      At line 107 in file mystartup.s
Comment: VICIntSelect used once
VICVectAddr0 FFFFF100

Symbol: VICVectAddr0
   Definitions
      At line 105 in file mystartup.s
   Uses
      At line 125 in file mystartup.s
Comment: VICVectAddr0 used once
VICVectCntl0 FFFFF200

Symbol: VICVectCntl0
   Definitions
      At line 104 in file mystartup.s
   Uses
      At line 119 in file mystartup.s
Comment: VICVectCntl0 used once
46 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

user_code 00000000

Symbol: user_code
   Definitions
      At line 25 in file mystartup.s
   Uses
      At line 200 in file mystartup.s
Comment: user_code used once
1 symbol
399 symbols in table
