// Seed: 88165901
`define pp_15 0
module module_0 (
    output logic id_0
    , id_15,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input id_13,
    output id_14
);
  logic id_16;
  assign id_14[1'b0||""] = id_7;
  always @(posedge id_7) begin
    id_0 = 1;
  end
  logic id_17;
  assign id_15 = id_16;
  type_24(
      1, id_4
  );
endmodule
