m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/simulation/questa
T_opt
!s110 1723802778
VN=?bBm5m9HGOXYhQc@`G40
04 13 4 work tb_half_adder fast 0
=1-002b674aeb7f-66bf249a-3c-5e78
R1
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vhalf_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
Z4 !s110 1723802771
!i10b 1
!s100 ;TALGmoH]8cV27:nSdzRi3
I4mFA<SM=j>T36>@f[Yn@_1
R2
w1723802010
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
!i122 0
L0 1 13
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1723802771.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_half_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
R4
!i10b 1
!s100 Io[VA^9]CaB=alWY`13R00
IFTaG9Bj3X42gQaYdQI06C2
R2
w1723802645
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
!i122 1
L0 2 36
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
