#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x127e56110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127e601f0 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x127e80490_0 .var "clk_in", 0 0;
v0x127e80530_0 .net "data_out", 31 0, v0x127e7de00_0;  1 drivers
v0x127e805d0_0 .net "data_valid_out", 0 0, v0x127e7e4f0_0;  1 drivers
v0x127e80660_0 .var "mem_data_in", 35 0;
v0x127e806f0_0 .var "mem_data_in2", 35 0;
v0x127e80780_0 .net "mem_req_out", 35 0, v0x127e7f0f0_0;  1 drivers
v0x127e80830_0 .net "mem_req_out2", 35 0, v0x127e7f1a0_0;  1 drivers
v0x127e808e0_0 .var "mem_valid_in", 0 0;
v0x127e80990_0 .var "mem_valid_in2", 0 0;
v0x127e80ac0_0 .net "mem_valid_out", 0 0, v0x127e7f490_0;  1 drivers
v0x127e80b50_0 .net "mem_valid_out2", 0 0, v0x127e7f530_0;  1 drivers
v0x127e80be0_0 .var "neigh_deq_in", 0 0;
v0x127e80cb0_0 .net "neigh_empty_out", 0 0, v0x127e7cde0_0;  1 drivers
v0x127e80d80_0 .net "neigh_fifo_out", 31 0, v0x127e7ccb0_0;  1 drivers
v0x127e80e50_0 .net "neigh_full_out", 0 0, v0x127e7d020_0;  1 drivers
v0x127e80f20_0 .net "neigh_valid_out", 0 0, v0x127e7d400_0;  1 drivers
v0x127e80fb0_0 .var "pos_deq_in", 0 0;
v0x127e81140_0 .net "pos_empty_out", 0 0, v0x127e7df30_0;  1 drivers
v0x127e811d0_0 .net "pos_full_out", 0 0, v0x127e7e130_0;  1 drivers
v0x127e81260_0 .net "ready_out", 0 0, v0x127e7fcc0_0;  1 drivers
v0x127e812f0_0 .var "rst_in", 0 0;
v0x127e81380_0 .var "v_addr_in", 31 0;
v0x127e81410_0 .var "valid_in", 0 0;
S_0x127e63e80 .scope module, "graph" "graph_fetch" 3 39, 4 4 0, S_0x127e601f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /INPUT 1 "mem_valid_in";
    .port_info 16 /INPUT 36 "mem_data_in";
    .port_info 17 /OUTPUT 1 "mem_valid_out";
    .port_info 18 /OUTPUT 36 "mem_req_out";
    .port_info 19 /INPUT 1 "mem_valid_in2";
    .port_info 20 /INPUT 36 "mem_data_in2";
    .port_info 21 /OUTPUT 1 "mem_valid_out2";
    .port_info 22 /OUTPUT 36 "mem_req_out2";
P_0x127e3dec0 .param/l "DIM" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x108040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x127e823b0 .functor XOR 1, v0x127e7d020_0, L_0x108040370, C4<0>, C4<0>;
L_0x127e824a0 .functor AND 1, v0x127e7ff50_0, L_0x127e823b0, C4<1>, C4<1>;
L_0x127e82690 .functor AND 1, v0x127e7be20_0, L_0x127e82590, C4<1>, C4<1>;
L_0x127e82a00 .functor AND 1, v0x127e7bd80_0, L_0x127e828e0, C4<1>, C4<1>;
v0x127e7e720_0 .net/2u *"_ivl_0", 0 0, L_0x108040370;  1 drivers
v0x127e7e7b0_0 .net *"_ivl_12", 31 0, L_0x127e827a0;  1 drivers
L_0x108040400 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127e7e840_0 .net *"_ivl_15", 27 0, L_0x108040400;  1 drivers
L_0x108040448 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x127e7e8d0_0 .net/2u *"_ivl_16", 31 0, L_0x108040448;  1 drivers
v0x127e7e970_0 .net *"_ivl_18", 0 0, L_0x127e828e0;  1 drivers
v0x127e7ea50_0 .net *"_ivl_2", 0 0, L_0x127e823b0;  1 drivers
L_0x1080403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127e7eaf0_0 .net/2u *"_ivl_6", 31 0, L_0x1080403b8;  1 drivers
v0x127e7eba0_0 .net *"_ivl_8", 0 0, L_0x127e82590;  1 drivers
v0x127e7ec40_0 .net "clk_in", 0 0, v0x127e80490_0;  1 drivers
v0x127e7ed50_0 .var "ct", 3 0;
v0x127e7ede0_0 .net "data_out", 31 0, v0x127e7de00_0;  alias, 1 drivers
v0x127e7eea0_0 .net "data_out_ct", 31 0, L_0x127e81cb0;  1 drivers
v0x127e7ef30_0 .net "data_valid_out", 0 0, v0x127e7e4f0_0;  alias, 1 drivers
v0x127e7efc0_0 .net "mem_data_in", 35 0, v0x127e80660_0;  1 drivers
v0x127e7f050_0 .net "mem_data_in2", 35 0, v0x127e806f0_0;  1 drivers
v0x127e7f0f0_0 .var "mem_req_out", 35 0;
v0x127e7f1a0_0 .var "mem_req_out2", 35 0;
v0x127e7f350_0 .net "mem_valid_in", 0 0, v0x127e808e0_0;  1 drivers
v0x127e7f3f0_0 .net "mem_valid_in2", 0 0, v0x127e80990_0;  1 drivers
v0x127e7f490_0 .var "mem_valid_out", 0 0;
v0x127e7f530_0 .var "mem_valid_out2", 0 0;
v0x127e7f5d0_0 .net "neigh_deq_in", 0 0, v0x127e80be0_0;  1 drivers
v0x127e7f680_0 .net "neigh_empty_out", 0 0, v0x127e7cde0_0;  alias, 1 drivers
v0x127e7f710_0 .net "neigh_fifo_out", 31 0, v0x127e7ccb0_0;  alias, 1 drivers
v0x127e7f7a0_0 .net "neigh_full_out", 0 0, v0x127e7d020_0;  alias, 1 drivers
v0x127e7f830_0 .net "neigh_out", 31 0, v0x127e790c0_0;  1 drivers
v0x127e7f8c0_0 .net "neigh_valid_out", 0 0, v0x127e7d400_0;  alias, 1 drivers
v0x127e7f950_0 .net "pos_deq_in", 0 0, v0x127e80fb0_0;  1 drivers
v0x127e7fa00_0 .net "pos_empty_out", 0 0, v0x127e7df30_0;  alias, 1 drivers
v0x127e7fab0_0 .net "pos_full_out", 0 0, v0x127e7e130_0;  alias, 1 drivers
v0x127e7fb60_0 .var "read_addr_data", 31 0;
v0x127e7fc10_0 .var "read_addr_neigh", 31 0;
v0x127e7fcc0_0 .var "ready_out", 0 0;
v0x127e7f230_0 .var "req_ready_d", 0 0;
v0x127e7ff50_0 .var "req_ready_n", 0 0;
v0x127e7ffe0_0 .net "rst_in", 0 0, v0x127e812f0_0;  1 drivers
v0x127e80070_0 .net "v_addr_in", 31 0, v0x127e81380_0;  1 drivers
v0x127e80100_0 .net "valid_in", 0 0, v0x127e81410_0;  1 drivers
v0x127e80190_0 .net "valid_neigh_out", 0 0, v0x127e7be20_0;  1 drivers
v0x127e80220_0 .net "valid_pos_out", 0 0, v0x127e7bd80_0;  1 drivers
L_0x127e82590 .cmp/ne 32, v0x127e790c0_0, L_0x1080403b8;
L_0x127e827a0 .concat [ 4 28 0 0], v0x127e7ed50_0, L_0x108040400;
L_0x127e828e0 .cmp/gt 32, L_0x108040448, L_0x127e827a0;
S_0x127e5d4f0 .scope module, "g" "graph_memory" 4 52, 5 11 0, S_0x127e63e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra";
    .port_info 5 /INPUT 32 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 32 "data_outc";
    .port_info 12 /OUTPUT 1 "data_valid_outa";
    .port_info 13 /OUTPUT 1 "data_valid_outb";
    .port_info 14 /OUTPUT 1 "rowidx_valid_out";
P_0x127e59980 .param/l "DIM" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x127e599c0 .param/l "PROC_BITS" 0 5 11, +C4<00000000000000000000000000000000>;
v0x127e7b720_0 .net "clk_in", 0 0, v0x127e80490_0;  alias, 1 drivers
v0x127e7b7b0_0 .var "cta", 1 0;
v0x127e7b840_0 .var "ctb", 0 0;
v0x127e7b8d0_0 .var "ctc", 1 0;
v0x127e7b970_0 .net "data_addra", 31 0, v0x127e7fb60_0;  1 drivers
v0x127e7ba60_0 .net "data_addrb", 31 0, v0x127e7fc10_0;  1 drivers
v0x127e7bb10_0 .net "data_outa", 31 0, L_0x127e81cb0;  alias, 1 drivers
v0x127e7bbb0_0 .net "data_outb", 31 0, v0x127e790c0_0;  alias, 1 drivers
v0x127e7bc60_0 .var "data_outc", 31 0;
v0x127e7bd80_0 .var "data_valid_outa", 0 0;
v0x127e7be20_0 .var "data_valid_outb", 0 0;
v0x127e7bec0_0 .net "data_validina", 0 0, v0x127e7f230_0;  1 drivers
v0x127e7bf60_0 .net "data_validinb", 0 0, L_0x127e824a0;  1 drivers
o0x108008c40 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e7c000_0 .net "idx_addr", 31 0, o0x108008c40;  0 drivers
o0x108008c70 .functor BUFZ 1, C4<z>; HiZ drive
v0x127e7c0b0_0 .net "idx_validin", 0 0, o0x108008c70;  0 drivers
v0x127e7c150_0 .net "rowidx_out", 31 0, L_0x127e82120;  1 drivers
v0x127e7c210_0 .var "rowidx_valid_out", 0 0;
v0x127e7c3a0_0 .net "rst_in", 0 0, v0x127e812f0_0;  alias, 1 drivers
L_0x127e81e90 .part v0x127e7fb60_0, 0, 10;
L_0x127e81f30 .part v0x127e7fc10_0, 0, 10;
L_0x127e821d0 .part o0x108008c40, 0, 10;
S_0x127e3c000 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 5 86, 6 10 0, S_0x127e5d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x127e5a030 .param/str "INIT_FILE" 0 6 14, "data/out_addrs2.mem";
P_0x127e5a070 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x127e5a0b0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x127e5a0f0 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x127e79350 .array "BRAM", 0 1023, 31 0;
v0x127e793f0_0 .net "addra", 9 0, L_0x127e81e90;  1 drivers
v0x127e794a0_0 .net "addrb", 9 0, L_0x127e81f30;  1 drivers
v0x127e79560_0 .net "clka", 0 0, v0x127e80490_0;  alias, 1 drivers
v0x127e79600_0 .net "clkb", 0 0, v0x127e80490_0;  alias, 1 drivers
L_0x108040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127e796d0_0 .net "dina", 31 0, L_0x108040010;  1 drivers
L_0x108040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127e79770_0 .net "dinb", 31 0, L_0x108040058;  1 drivers
v0x127e79820_0 .net "douta", 31 0, L_0x127e81cb0;  alias, 1 drivers
v0x127e798d0_0 .net "doutb", 31 0, v0x127e790c0_0;  alias, 1 drivers
L_0x108040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e79a00_0 .net "ena", 0 0, L_0x108040130;  1 drivers
L_0x108040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e79aa0_0 .net "enb", 0 0, L_0x108040178;  1 drivers
v0x127e79b40_0 .var/i "idx", 31 0;
v0x127e79bf0_0 .var "ram_data_a", 31 0;
v0x127e79ca0_0 .var "ram_data_b", 31 0;
L_0x1080401c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e79d50_0 .net "regcea", 0 0, L_0x1080401c0;  1 drivers
L_0x108040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e79df0_0 .net "regceb", 0 0, L_0x108040208;  1 drivers
v0x127e79e90_0 .net "rsta", 0 0, v0x127e812f0_0;  alias, 1 drivers
v0x127e7a020_0 .net "rstb", 0 0, v0x127e812f0_0;  alias, 1 drivers
L_0x1080400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e7a0b0_0 .net "wea", 0 0, L_0x1080400a0;  1 drivers
L_0x1080400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e7a140_0 .net "web", 0 0, L_0x1080400e8;  1 drivers
S_0x127e1eae0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0x127e3c000;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x127e1eae0
v0x127e78d30_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.graph.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x127e78d30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x127e78d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127e78d30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x127e78de0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0x127e3c000;
 .timescale -9 -12;
L_0x127e81cb0 .functor BUFZ 32, v0x127e79000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e79000_0 .var "douta_reg", 31 0;
v0x127e790c0_0 .var "doutb_reg", 31 0;
E_0x127e78fb0 .event posedge, v0x127e79560_0;
S_0x127e79170 .scope generate, "use_init_file" "use_init_file" 6 49, 6 49 0, S_0x127e3c000;
 .timescale -9 -12;
S_0x127e7a2d0 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 5 110, 7 10 0, S_0x127e5d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x127e7a4a0 .param/str "INIT_FILE" 0 7 14, "data/out_ids2.mem";
P_0x127e7a4e0 .param/l "RAM_DEPTH" 0 7 12, +C4<00000000000000000000010000000000>;
P_0x127e7a520 .param/str "RAM_PERFORMANCE" 0 7 13, "HIGH_PERFORMANCE";
P_0x127e7a560 .param/l "RAM_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
v0x127e7af30 .array "BRAM", 0 1023, 31 0;
v0x127e7afd0_0 .net "addra", 9 0, L_0x127e821d0;  1 drivers
v0x127e7b080_0 .net "clka", 0 0, v0x127e80490_0;  alias, 1 drivers
L_0x108040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127e7b170_0 .net "dina", 31 0, L_0x108040250;  1 drivers
v0x127e7b210_0 .net "douta", 31 0, L_0x127e82120;  alias, 1 drivers
L_0x1080402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e7b2e0_0 .net "ena", 0 0, L_0x1080402e0;  1 drivers
v0x127e7b380_0 .var "ram_data", 31 0;
L_0x108040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e7b430_0 .net "regcea", 0 0, L_0x108040328;  1 drivers
v0x127e7b4d0_0 .net "rsta", 0 0, v0x127e812f0_0;  alias, 1 drivers
L_0x108040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e7b5e0_0 .net "wea", 0 0, L_0x108040298;  1 drivers
S_0x127e7a820 .scope function.vec4.u32, "clogb2" "clogb2" 7 74, 7 74 0, S_0x127e7a2d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x127e7a820
v0x127e7aaa0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.graph.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x127e7aaa0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x127e7aaa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127e7aaa0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x127e7ab40 .scope generate, "output_register" "output_register" 7 51, 7 51 0, S_0x127e7a2d0;
 .timescale -9 -12;
L_0x127e82120 .functor BUFZ 32, v0x127e7acb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e7acb0_0 .var "douta_reg", 31 0;
S_0x127e7ad50 .scope generate, "use_init_file" "use_init_file" 7 31, 7 31 0, S_0x127e7a2d0;
 .timescale -9 -12;
S_0x127e7c4e0 .scope module, "neighbors" "FIFO" 4 81, 8 4 0, S_0x127e63e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x127e31b80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x127e31bc0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000010>;
v0x127e7cc10_0 .net "clk_in", 0 0, v0x127e80490_0;  alias, 1 drivers
v0x127e7ccb0_0 .var "data_out", 31 0;
v0x127e7cd50_0 .net "deq_in", 0 0, v0x127e80be0_0;  alias, 1 drivers
v0x127e7cde0_0 .var "empty_out", 0 0;
v0x127e7ce70_0 .net "enq_data_in", 31 0, v0x127e790c0_0;  alias, 1 drivers
v0x127e7cf90_0 .net "enq_in", 0 0, L_0x127e82690;  1 drivers
v0x127e7d020_0 .var "full_out", 0 0;
v0x127e7d0b0 .array "queue", 0 1, 31 0;
v0x127e7d150_0 .var "read_ptr", 1 0;
v0x127e7d260_0 .net "rst_in", 0 0, v0x127e812f0_0;  alias, 1 drivers
v0x127e7d370 .array "valid", 0 1, 0 0;
v0x127e7d400_0 .var "valid_out", 0 0;
v0x127e7d490_0 .var "write_ptr", 1 0;
v0x127e7d370_0 .array/port v0x127e7d370, 0;
v0x127e7d370_1 .array/port v0x127e7d370, 1;
E_0x127e7c920 .event anyedge, v0x127e7d150_0, v0x127e7d490_0, v0x127e7d370_0, v0x127e7d370_1;
S_0x127e7c980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x127e7c4e0;
 .timescale -9 -12;
v0x127e7cb50_0 .var/2s "i", 31 0;
S_0x127e7d620 .scope module, "position" "FIFO" 4 96, 8 4 0, S_0x127e63e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x127e7d790 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x127e7d7d0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x127e7dd60_0 .net "clk_in", 0 0, v0x127e80490_0;  alias, 1 drivers
v0x127e7de00_0 .var "data_out", 31 0;
v0x127e7dea0_0 .net "deq_in", 0 0, v0x127e80fb0_0;  alias, 1 drivers
v0x127e7df30_0 .var "empty_out", 0 0;
v0x127e7dfc0_0 .net "enq_data_in", 31 0, L_0x127e81cb0;  alias, 1 drivers
v0x127e7e0a0_0 .net "enq_in", 0 0, L_0x127e82a00;  1 drivers
v0x127e7e130_0 .var "full_out", 0 0;
v0x127e7e1c0 .array "queue", 0 3, 31 0;
v0x127e7e260_0 .var "read_ptr", 2 0;
v0x127e7e370_0 .net "rst_in", 0 0, v0x127e812f0_0;  alias, 1 drivers
v0x127e7e400 .array "valid", 0 3, 0 0;
v0x127e7e4f0_0 .var "valid_out", 0 0;
v0x127e7e590_0 .var "write_ptr", 2 0;
v0x127e7e400_0 .array/port v0x127e7e400, 0;
v0x127e7e400_1 .array/port v0x127e7e400, 1;
E_0x127e7da60/0 .event anyedge, v0x127e7e260_0, v0x127e7e590_0, v0x127e7e400_0, v0x127e7e400_1;
v0x127e7e400_2 .array/port v0x127e7e400, 2;
v0x127e7e400_3 .array/port v0x127e7e400, 3;
E_0x127e7da60/1 .event anyedge, v0x127e7e400_2, v0x127e7e400_3;
E_0x127e7da60 .event/or E_0x127e7da60/0, E_0x127e7da60/1;
S_0x127e7dad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x127e7d620;
 .timescale -9 -12;
v0x127e7dca0_0 .var/2s "i", 31 0;
S_0x127e681b0 .scope module, "message_router" "message_router" 9 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "addr_req_in";
    .port_info 3 /INPUT 36 "data_route_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "req_ready_in";
    .port_info 6 /OUTPUT 1 "valid_req_out";
    .port_info 7 /OUTPUT 1 "valid_route_out";
    .port_info 8 /OUTPUT 36 "msg_out";
    .port_info 9 /OUTPUT 32 "data_route_out";
P_0x127e180b0 .param/l "DATA_SIZE" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x127e180f0 .param/l "PROC_BITS" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x127e18130 .param/l "PROC_ID" 0 9 4, C4<0000>;
o0x108009fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e814e0_0 .net "addr_req_in", 31 0, o0x108009fc0;  0 drivers
o0x108009ff0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127e81570_0 .net "clk_in", 0 0, o0x108009ff0;  0 drivers
o0x10800a020 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e81600_0 .net "data_route_in", 35 0, o0x10800a020;  0 drivers
v0x127e816a0_0 .var "data_route_out", 31 0;
v0x127e81750_0 .var "msg_out", 35 0;
o0x10800a0b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127e81840_0 .net "req_ready_in", 0 0, o0x10800a0b0;  0 drivers
o0x10800a0e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127e818e0_0 .net "rst_in", 0 0, o0x10800a0e0;  0 drivers
o0x10800a110 .functor BUFZ 1, C4<z>; HiZ drive
v0x127e81980_0 .net "valid_in", 0 0, o0x10800a110;  0 drivers
v0x127e81a20_0 .var "valid_req_out", 0 0;
v0x127e81b30_0 .var "valid_route_out", 0 0;
E_0x127e814a0 .event posedge, v0x127e81570_0;
    .scope S_0x127e79170;
T_2 ;
    %vpi_call/w 6 51 "$readmemh", P_0x127e5a030, v0x127e79350, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x127e78de0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e79000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e790c0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0x127e78de0;
T_4 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e79e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e79000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x127e79d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x127e79bf0_0;
    %assign/vec4 v0x127e79000_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127e78de0;
T_5 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e790c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x127e79df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x127e79ca0_0;
    %assign/vec4 v0x127e790c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127e3c000;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e79bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e79ca0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x127e3c000;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e79b40_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x127e79b40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x127e79350, v0x127e79b40_0 > {0 0 0};
    %load/vec4 v0x127e79b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127e79b40_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x127e3c000;
T_8 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e79a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x127e7a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x127e796d0_0;
    %load/vec4 v0x127e793f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e79350, 0, 4;
T_8.2 ;
    %load/vec4 v0x127e793f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x127e79350, 4;
    %assign/vec4 v0x127e79bf0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x127e3c000;
T_9 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e79aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x127e7a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x127e79770_0;
    %load/vec4 v0x127e794a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e79350, 0, 4;
T_9.2 ;
    %load/vec4 v0x127e794a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x127e79350, 4;
    %assign/vec4 v0x127e79ca0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x127e7ad50;
T_10 ;
    %vpi_call/w 7 33 "$readmemh", P_0x127e7a4a0, v0x127e7af30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x127e7ab40;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e7acb0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x127e7ab40;
T_12 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e7acb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x127e7b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x127e7b380_0;
    %assign/vec4 v0x127e7acb0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x127e7a2d0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e7b380_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0x127e7a2d0;
T_14 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x127e7b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x127e7b170_0;
    %load/vec4 v0x127e7afd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7af30, 0, 4;
T_14.2 ;
    %load/vec4 v0x127e7afd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x127e7af30, 4;
    %assign/vec4 v0x127e7b380_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x127e5d4f0;
T_15 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e7b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7b840_0, 0;
T_15.0 ;
    %load/vec4 v0x127e7c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e7b8d0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x127e7b8d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x127e7b8d0_0, 0;
T_15.3 ;
    %load/vec4 v0x127e7bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e7b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7bd80_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e7b7b0_0, 0;
    %load/vec4 v0x127e7b7b0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7bd80_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7bd80_0, 0;
T_15.7 ;
T_15.5 ;
    %load/vec4 v0x127e7bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7be20_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7b840_0, 0;
    %load/vec4 v0x127e7b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7be20_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7be20_0, 0;
T_15.11 ;
T_15.9 ;
    %load/vec4 v0x127e7b8d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7c210_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7c210_0, 0;
T_15.13 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x127e7c4e0;
T_16 ;
Ewait_0 .event/or E_0x127e7c920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x127e7d150_0;
    %load/vec4 v0x127e7d490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_16.0, 4;
    %load/vec4 v0x127e7d150_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e7d370, 4;
    %nor/r;
    %and;
T_16.0;
    %store/vec4 v0x127e7cde0_0, 0, 1;
    %load/vec4 v0x127e7d150_0;
    %load/vec4 v0x127e7d490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_16.1, 4;
    %load/vec4 v0x127e7d150_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e7d370, 4;
    %and;
T_16.1;
    %store/vec4 v0x127e7d020_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x127e7c4e0;
T_17 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_1, S_0x127e7c980;
    %jmp t_0;
    .scope S_0x127e7c980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e7cb50_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x127e7cb50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x127e7cb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7d0b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x127e7cb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7d370, 0, 4;
    %load/vec4 v0x127e7cb50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x127e7cb50_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .scope S_0x127e7c4e0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e7ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7cde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e7d150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e7d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7d400_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x127e7cd50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.7, 10;
    %load/vec4 v0x127e7cde0_0;
    %nor/r;
    %and;
T_17.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x127e7d150_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e7d370, 4;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x127e7d150_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e7d0b0, 4;
    %assign/vec4 v0x127e7ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127e7d150_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7d370, 0, 4;
    %load/vec4 v0x127e7d150_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_17.8, 8;
    %load/vec4 v0x127e7d150_0;
    %addi 1, 0, 2;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %assign/vec4 v0x127e7d150_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7d400_0, 0;
T_17.5 ;
    %load/vec4 v0x127e7cf90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.13, 10;
    %load/vec4 v0x127e7d020_0;
    %nor/r;
    %and;
T_17.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.12, 9;
    %load/vec4 v0x127e7d490_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e7d370, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x127e7ce70_0;
    %load/vec4 v0x127e7d490_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7d0b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127e7d490_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7d370, 0, 4;
    %load/vec4 v0x127e7d490_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_17.14, 8;
    %load/vec4 v0x127e7d490_0;
    %addi 1, 0, 2;
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %assign/vec4 v0x127e7d490_0, 0;
T_17.10 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x127e7d620;
T_18 ;
Ewait_1 .event/or E_0x127e7da60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x127e7e260_0;
    %load/vec4 v0x127e7e590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.0, 4;
    %load/vec4 v0x127e7e260_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127e7e400, 4;
    %nor/r;
    %and;
T_18.0;
    %store/vec4 v0x127e7df30_0, 0, 1;
    %load/vec4 v0x127e7e260_0;
    %load/vec4 v0x127e7e590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.1, 4;
    %load/vec4 v0x127e7e260_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127e7e400, 4;
    %and;
T_18.1;
    %store/vec4 v0x127e7e130_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x127e7d620;
T_19 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %fork t_3, S_0x127e7dad0;
    %jmp t_2;
    .scope S_0x127e7dad0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e7dca0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x127e7dca0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x127e7dca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7e1c0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x127e7dca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7e400, 0, 4;
    %load/vec4 v0x127e7dca0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x127e7dca0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %end;
    .scope S_0x127e7d620;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e7de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7df30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e7e260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e7e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7e4f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x127e7dea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.7, 10;
    %load/vec4 v0x127e7df30_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x127e7e260_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127e7e400, 4;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x127e7e260_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127e7e1c0, 4;
    %assign/vec4 v0x127e7de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127e7e260_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7e400, 0, 4;
    %load/vec4 v0x127e7e260_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_19.8, 8;
    %load/vec4 v0x127e7e260_0;
    %addi 1, 0, 3;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %assign/vec4 v0x127e7e260_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7e4f0_0, 0;
T_19.5 ;
    %load/vec4 v0x127e7e0a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.13, 10;
    %load/vec4 v0x127e7e130_0;
    %nor/r;
    %and;
T_19.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.12, 9;
    %load/vec4 v0x127e7e590_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127e7e400, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x127e7dfc0_0;
    %load/vec4 v0x127e7e590_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7e1c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127e7e590_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e7e400, 0, 4;
    %load/vec4 v0x127e7e590_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_19.14, 8;
    %load/vec4 v0x127e7e590_0;
    %addi 1, 0, 3;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %assign/vec4 v0x127e7e590_0, 0;
T_19.10 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x127e63e80;
T_20 ;
    %wait E_0x127e78fb0;
    %load/vec4 v0x127e7ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7fcc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e7ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7f230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7ff50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x127e80100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x127e80070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x127e7fb60_0, 0;
    %load/vec4 v0x127e80070_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x127e7fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7f230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7ff50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e7ed50_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x127e80220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x127e7fb60_0;
    %load/vec4 v0x127e80070_0;
    %addi 4, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x127e7fb60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x127e7fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7f230_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7f230_0, 0;
T_20.5 ;
    %load/vec4 v0x127e7f830_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.9, 4;
    %load/vec4 v0x127e80190_0;
    %and;
T_20.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x127e7fc10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x127e7fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7ff50_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x127e7f830_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.12, 4;
    %load/vec4 v0x127e7f7a0_0;
    %and;
T_20.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e7ff50_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e7ff50_0, 0;
T_20.11 ;
T_20.8 ;
    %load/vec4 v0x127e80220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.15, 9;
    %load/vec4 v0x127e7fab0_0;
    %inv;
    %and;
T_20.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x127e7ed50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127e7ed50_0, 0;
T_20.13 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x127e601f0;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x127e80490_0;
    %nor/r;
    %store/vec4 v0x127e80490_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x127e601f0;
T_22 ;
    %vpi_call/w 3 88 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127e601f0 {0 0 0};
    %vpi_call/w 3 90 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e812f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e81380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e812f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e812f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x127e81380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x127e81380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x127e81380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e81410_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80fb0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e80be0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 212 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 213 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x127e681b0;
T_23 ;
    %wait E_0x127e814a0;
    %load/vec4 v0x127e81840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x127e814e0_0;
    %concati/vec4 4, 0, 32;
    %pad/u 36;
    %assign/vec4 v0x127e81750_0, 0;
T_23.0 ;
    %load/vec4 v0x127e81840_0;
    %assign/vec4 v0x127e81a20_0, 0;
    %load/vec4 v0x127e81980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x127e81600_0;
    %parti/s 33, 3, 3;
    %pad/u 32;
    %assign/vec4 v0x127e816a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e81b30_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e81b30_0, 0;
T_23.3 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/graph_fetch.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/fifo.sv";
    "hdl/message_router.sv";
