# This is a MAKEFILE for a project
# `$(SRCDIR)` represents the directory where our source files are located
# `$(OBJDIR)` is where our object files will be stored

# Compiler variable, using gcc
CC := gcc
# Compiler flags
CFLAGS := -Wall -Werror -g
# Linker flags
LDFLAGS := -lm

# Object files list
OBJS := $(OBJDIR)/main.o $(OBJDIR)/helper.o $(OBJDIR)/fileio.o

# Rules for building the objects from source files
$(OBJDIR)/main.o: $(SRCDIR)/main.c
	$(CC) $(CFLAGS) -c $< -o $@

$(OBJDIR)/helper.o: $(OBJS) $(SRCDIR)/helper.c
	$(CC) $(CFLAGS) -c $< -o $@

$(OBJDIR)/fileio.o: $(OBJDIR)/helper.o $(SRCDIR)/fileio.c
	$(CC) $(CFLAGS) -c $< -o $@

# Rule for building the executable
$(OBJDIR)/executable: $(OBJS)
	$(CC) $(OBJS) $(LDFLAGS) -o $@

# Rule for cleaning up object files and executable
clean:
	rm -rf $(OBJDIR)/*.o $(OBJDIR)/executable

# Specify phony targets to avoid conflicts with files of the same name
.PHONY: clean

# Default target when `make` is run without any arguments
all: clean $(OBJDIR)/executable