$date
	Tue Oct 15 16:17:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_ff_tb $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % set $end
$scope module d_ff $end
$var wire 1 $ CLK $end
$var wire 1 # D $end
$var wire 1 % set $end
$var wire 1 & w4 $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$scope module L1 $end
$var wire 1 ) Q $end
$var wire 1 ( nQ $end
$var wire 1 * r $end
$var wire 1 + s $end
$upscope $end
$scope module L2 $end
$var wire 1 ' Q $end
$var wire 1 & nQ $end
$var wire 1 , r $end
$var wire 1 - s $end
$upscope $end
$scope module L3 $end
$var wire 1 " Q $end
$var wire 1 ! nQ $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
0,
1+
1*
x)
x(
x'
1&
0%
1$
0#
x"
x!
$end
#250
0)
1'
1(
0-
0*
0$
#500
0"
1!
0'
1-
1*
1$
#750
1'
0-
0*
0$
#1000
0'
1-
1*
1$
#1250
1'
0-
0*
0$
#1500
0'
1-
1*
1$
#1750
1'
0-
0*
0$
#2000
0!
1"
0(
1)
0+
0&
0-
1*
1,
1$
1#
#2250
1(
0*
0$
#2500
0(
0-
1*
1$
#2750
1(
0*
0$
#3000
0(
0-
1*
1$
#3250
1(
0*
0$
#3500
0(
0-
1*
1$
#3750
1(
0*
0$
#4000
0(
0-
1*
1$
