Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 16 11:44:52 2024
| Host         : Ganghyeok running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file half_adder_timing_summary_routed.rpt -pb half_adder_timing_summary_routed.pb -rpx half_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : half_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.171ns (50.872%)  route 4.028ns (49.128%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.368     2.401    b_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.525 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.943     3.468    s_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.146     3.614 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     5.332    c_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.868     8.200 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     8.200    c
    W9                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 3.969ns (49.675%)  route 4.021ns (50.325%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.368     2.401    b_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.525 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.943     3.468    s_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     3.592 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.711     5.303    s_OBUF[3]
    U9                   OBUF (Prop_obuf_I_O)         2.688     7.990 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.990    s[3]
    U9                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 3.752ns (52.821%)  route 3.351ns (47.179%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.641     2.591    a_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     2.715 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.711     4.426    s_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         2.678     7.103 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.103    s[1]
    W11                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 3.741ns (52.728%)  route 3.354ns (47.272%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.631     2.581    a_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.705 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     4.429    s_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         2.667     7.095 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.095    s[2]
    U8                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 3.989ns (56.873%)  route 3.025ns (43.127%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.299     2.255    a_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.148     2.403 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.129    s_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         2.885     7.014 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.014    s[0]
    Y11                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.400ns (66.655%)  route 0.700ns (33.345%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  b_IBUF[2]_inst/O
                         net (fo=2, routed)           0.350     0.522    b_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.567 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.917    s_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.183     2.100 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.100    s[2]
    U8                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.499ns (68.084%)  route 0.703ns (31.916%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           0.350     0.611    b_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.656 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.008    s_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.194     2.202 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.202    s[1]
    W11                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.478ns (66.232%)  route 0.753ns (33.768%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.401     0.630    b_IBUF[3]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.027    s_OBUF[3]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.231 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.231    s[3]
    U9                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.518ns (66.564%)  route 0.763ns (33.436%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.401     0.630    b_IBUF[3]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.043     0.673 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     1.035    c_OBUF
    W9                   OBUF (Prop_obuf_I_O)         1.246     2.281 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.281    c
    W9                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.491ns (63.399%)  route 0.861ns (36.601%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.504     0.689    a_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.043     0.732 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.089    s_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         1.263     2.352 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.352    s[0]
    Y11                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





