5 14 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (repeat3.vcd) 2 -o (repeat3.cdd) 2 -v (repeat3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 repeat3.v 9 31 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 11 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 11 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 11 107000d 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 repeat3.v 13 20 1
2 2 14 50008 1 0 21004 0 0 1 16 0 0
2 3 14 10001 0 1 1410 0 0 1 1 a
2 4 14 10008 1 37 16 2 3
2 5 15 50008 1 0 21008 0 0 1 16 1 0
2 6 15 10001 0 1 1410 0 0 1 1 b
2 7 15 10008 1 37 1a 5 6
2 8 16 50008 1 0 21008 0 0 1 16 1 0
2 9 16 10001 0 1 1410 0 0 1 1 c
2 10 16 10008 1 37 1a 8 9
2 11 17 50008 1 0 21004 0 0 1 16 0 0
2 12 17 10001 0 1 1410 0 0 1 1 d
2 13 17 10008 1 37 16 11 12
2 14 18 20002 1 0 1008 0 0 32 48 5 0
2 15 18 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 19 220022 1 1 1008 0 0 1 1 c
2 17 19 1e001e 1 1 1008 0 0 1 1 b
2 18 19 1e0022 1 8 1208 16 17 1 18 0 1 0 0 1 0
2 19 19 1b001b 1 1 1004 0 0 1 1 a
2 20 19 13001b 1 27 1000 19 0 1 18 0 1 0 0 0 0
2 21 19 d000d 1 0 1008 0 0 32 48 3 0
2 22 19 10001 1 0 1004 0 0 32 48 1 0
2 23 19 5000f 1 41 1008 21 22 1 18 0 1 0 1 0 0
2 24 19 5001b 1 57 1000 20 23 1 18 0 1 0 0 0 0
2 25 19 50022 1 56 1000 18 24 1 18 0 1 0 0 0 0
2 26 19 10001 0 1 1410 0 0 1 1 d
2 27 19 10022 1 55 2 25 26
4 27 0 0 0
4 15 0 27 0
4 13 0 15 15
4 10 0 13 13
4 7 0 10 10
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 repeat3.v 22 29 1
