Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Apr 01 10:50:37 2014
| Host         : CSE-4225-05 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
| Design       : leon3mp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   168 |
| Minimum Number of register sites lost to control set restrictions |   477 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1672 |          735 |
| No           | No                    | Yes                    |              64 |           43 |
| No           | Yes                   | No                     |             178 |          104 |
| Yes          | No                    | No                     |            1832 |          823 |
| Yes          | No                    | Yes                    |              37 |           18 |
| Yes          | Yes                   | No                     |             908 |          405 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                              Enable Signal                              |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 | PWMapb_map/PWM_module/n_0_PWM_sample[6]_P_i_1                           | PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_2          |                1 |              1 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_2          |                1 |              1 |
|  PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1 |                                                                         | PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_2          |                1 |              1 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1     |                                                                         | rst0/p_0_in                                                  |                3 |              3 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O37[0]                                                             | rst0/p_0_in                                                  |                3 |              4 |
|  clkgen0/xc7l.v/clkm                                 | ahb0/O102[0]                                                            |                                                              |                2 |              4 |
|  clkgen0/xc7l.v/clkm                                 | apb0/v[ctrl][txen]                                                      | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                3 |              4 |
|  clkgen0/xc7l.v/clkm                                 | apb0/v[rxen]                                                            | rst0/p_0_in                                                  |                1 |              4 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[capbil][4]_i_1                              |                                                              |                1 |              4 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[ecnt][3]_i_1                                | rst0/p_0_in                                                  |                2 |              4 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O117                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O152             |                2 |              4 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[vaddress][3]_i_1      |                                                              |                2 |              4 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][icc][3]_i_1                |                                                              |                4 |              4 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[cnt][3]_i_1                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]              |                3 |              4 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[rcnt][3]_i_1                   |                                                              |                1 |              4 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/dv12_in                              | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[rxdp][3]_i_1        |                1 |              4 |
|  clkgen0/xc7l.v/clkm                                 | mg2.sr1/n_0_r[ws][3]_i_1                                                | rst0/p_0_in                                                  |                3 |              4 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_r[be][0]_i_1                                |                                                              |                2 |              4 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][pil][3]_i_1                |                                                              |                1 |              4 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1     |                                                                         | rst0/p_0_in                                                  |                4 |              4 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | ahb0/n_0_r[hrdatam][24]_i_1                                  |                3 |              5 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O119                                                               | rst0/p_0_in                                                  |                2 |              5 |
|  clkgen0/xc7l.v/clkm                                 | ahb0/O101[0]                                                            |                                                              |                3 |              5 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_r[cnt][4]_i_1               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]            |                2 |              5 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[cnt][4]_i_1__0                              | rst0/p_0_in                                                  |                4 |              5 |
|  clkgen0/xc7l.v/clkm                                 | ua1.uart1/n_0_FSM_onehot_r[rxstate][4]_i_1                              | rst0/p_0_in                                                  |                2 |              5 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[retry_cnt][4]_i_1              | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                3 |              5 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[mdio_ctrl][regadr][4]_i_1                   | rst0/p_0_in                                                  |                3 |              5 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[def_state][5]_i_2   | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                2 |              6 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[duplexstate][5]_i_1              | rst0/p_0_in                                                  |                4 |              6 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[regaddr][5]_i_1                  | rst0/p_0_in                                                  |                2 |              6 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | rst0/O2                                                      |                4 |              6 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O125[0]                                                            | rst0/p_0_in                                                  |                5 |              6 |
|  n_0_bufgclk45                                       |                                                                         | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                2 |              6 |
|  clkgen0/xc7l.v/clkm                                 | ua1.uart1/n_0_r[irqcnt][5]_i_1                                          | rst0/p_0_in                                                  |                2 |              6 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O37[0]                                                             |                                                              |                5 |              6 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O118                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O147             |                6 |              6 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_FSM_onehot_r[state][5]_i_2  | leon3gen.cpu[0].u0/leon3x0/p0/iu/SS[0]                       |                2 |              6 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O61[0]                                                             | rst0/p_0_in                                                  |                4 |              6 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rcntm][6]_i_1                               | rst0/p_0_in                                                  |                7 |              7 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rcntl][6]_i_1                               | rst0/p_0_in                                                  |                7 |              7 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[tfrpnt][6]_i_1                              | rst0/p_0_in                                                  |                2 |              7 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[delaycnt][6]_i_1                     |                                                              |                5 |              7 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[aindex][6]_i_1                       |                                                              |                3 |              7 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/I206[0]                                | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]            |                4 |              7 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tbufcnt][6]_i_1        |                                                              |                2 |              7 |
|  apb0/O63[0]                                         |                                                                         |                                                              |                4 |              7 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O139[0]                                                            | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                3 |              7 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O138[0]                                                            | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                4 |              7 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[slot_count][6]_i_1             | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                1 |              7 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/O5[0]                                        | rst0/p_0_in                                                  |                4 |              7 |
|  clkgen0/xc7l.v/clkm                                 | ua1.uart1/n_0_r[rshift][7]_i_1                                          |                                                              |                2 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O22[0]                                                             | rst0/p_0_in                                                  |                3 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O117                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O151             |                4 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/O61[0]                                          |                                                              |                7 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O129[0]                                                            |                                                              |                2 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O126[0]                                                            | rst0/p_0_in                                                  |                4 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[faddr][7]_i_2         | leon3gen.cpu[0].u0/leon3x0/p0/iu/O257[0]                     |                5 |              8 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1     | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_tnr[addrlo][9]_i_1             |                                                              |                3 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/O174[0]                                |                                                              |                6 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/E[0]                                                               | rst0/p_0_in                                                  |                3 |              8 |
|  clkgen0/xc7l.v/clkm                                 | mg2.sr1/n_0_r[writedata8][15]_i_2                                       | mg2.sr1/n_0_r[writedata8][15]_i_1                            |                2 |              8 |
|  clkgen0/xc7l.v/clkm                                 | mg2.sr1/n_0_r[writedata8][15]_i_2                                       | mg2.sr1/n_0_r[writedata8][7]_i_1                             |                4 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O62[0]                                                             | rst0/p_0_in                                                  |                6 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/ico[hold]                   |                                                              |                3 |              8 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O60[0]                                                             |                                                              |                2 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tt][7]_i_1                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O119             |                3 |              8 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/O7[0]                                        | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                5 |              8 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[valid][0][3]_i_1      |                                                              |                6 |              8 |
|  clkgen0/xc7l.v/clkm                                 | ahb0/E[0]                                                               | rst0/p_0_in                                                  |                6 |              9 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/E[0]                        | leon3gen.cpu[0].u0/leon3x0/p0/iu/O236[0]                     |                3 |              9 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[ifg_cycls][8]_i_1              | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                4 |              9 |
|  clkgen0/xc7l.v/clkm                                 | apb0/v[rxen]                                                            |                                                              |                4 |              9 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[delay_val][9]_i_2              | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]              |                5 |             10 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][9]_i_1    | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                5 |             10 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rxcnt][10]_i_1                              | rst0/p_0_in                                                  |                5 |             11 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[byte_count][10]_i_1__0         | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                8 |             11 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_2            | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_1 |                5 |             11 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[txlength][10]_i_1                           |                                                              |                5 |             11 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/O6                                           |                                                              |                6 |             12 |
|  clkgen0/xc7l.v/clkm                                 | ua1.uart1/n_0_r[scaler][11]_i_1                                         |                                                              |                4 |             12 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[mdio_state][11]_i_1              | rst0/p_0_in                                                  |                3 |             12 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O135                                                               |                                                              |                7 |             12 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[seq][0]_i_1                                 | rst0/p_0_in                                                  |                4 |             14 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_1              | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |                5 |             15 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_1 | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                5 |             15 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O44[0]                                                             | rst0/p_0_in                                                  |                6 |             15 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O43[0]                                                             |                                                              |                7 |             15 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[lentype][15]_i_1               | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                4 |             16 |
|  n_0_bufgclk45                                       |                                                                         | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1           |                6 |             16 |
|  clkgen0/xc7l.v/clkm                                 | ADCapb_map/XADC_component/XADC_component/drdy_out                       | xlnx_opt__2                                                  |                2 |             16 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O38[0]                                                             | rst0/p_0_in                                                  |                8 |             16 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                        |                                                              |                4 |             16 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                        | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][31]_i_1             |                7 |             16 |
|  clkgen0/xc7l.v/clkm                                 | mg2.sr1/r_reg[readdata]0                                                |                                                              |                9 |             16 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[udpsrc][15]_i_1                             | rst0/p_0_in                                                  |               10 |             16 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[ipcrc][17]_i_1                              |                                                              |               10 |             18 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/O6                                           | eth0.e1/m100.u0/ethc0/ahb0/O26                               |                9 |             20 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tba][19]_i_1               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O119             |               11 |             20 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O112[0]                                                            |                                                              |                9 |             22 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O117[0]                                                            |                                                              |                6 |             22 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rxbytecount][10]_i_1                        | rst0/p_0_in                                                  |                7 |             22 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/v[ewr]                                            | rst0/p_0_in                                                  |               13 |             22 |
|  clkgen0/xc7l.v/clkm                                 | ahb0/O14                                                                |                                                              |               11 |             23 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]            |               19 |             24 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[waddress][22]_i_1     |                                                              |               13 |             28 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                 |               18 |             28 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_irreg.ir[addr][31]_i_1             |                                                              |               19 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/O155[0]                                |                                                              |               15 |             30 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[rxaddr][31]_i_1                             | rst0/p_0_in                                                  |               17 |             30 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[txaddr][31]_i_1                             | rst0/p_0_in                                                  |                6 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg2][mask][31]_i_1                |                                                              |               11 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg2][addr][31]_i_1                |                                                              |               11 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg1][mask][31]_i_1                |                                                              |                7 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_r[timer][0]_i_2                             | rst0/p_0_in                                                  |                8 |             30 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg1][addr][31]_i_1                |                                                              |               12 |             30 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/O4[0]                                        | rst0/p_0_in                                                  |                9 |             31 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][31]_i_2                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][31]_i_1        |                9 |             31 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                         | rst0/p_0_in                                                  |               18 |             31 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O118                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O119             |               21 |             31 |
|  clkgen0/xc7l.v/clkm                                 | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_ar[dreg][31]_i_1               | rst0/p_0_in                                                  |               13 |             32 |
|  clkgen0/xc7l.v/clkm                                 | apb0/n_0_r[pwdata][31]_i_1                                              |                                                              |                9 |             32 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_1               |                                                              |                8 |             32 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[crc][31]_i_1__0                |                                                              |               12 |             32 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][y][31]_i_1                 |                                                              |               29 |             32 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/n_0_r[checkdata][31]_i_1                          |                                                              |                7 |             32 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O27[0]                                                             |                                                              |               16 |             32 |
|  n_0_bufgclk45                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1                  |                                                              |                8 |             32 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O120[0]                                                            | rst0/p_0_in                                                  |               13 |             32 |
|  clkgen0/xc7l.v/clkm                                 | gpt.timer0/n_0_r[timers][2][value][31]_i_1                              |                                                              |               14 |             32 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O17[0]                                                             |                                                              |               15 |             32 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data2][31]_i_1    | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]            |               13 |             32 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data1][31]_i_1    | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]            |               13 |             32 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hrdata][31]_i_1                      |                                                              |               23 |             32 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hwdata][31]_i_1                      |                                                              |               19 |             32 |
|  clkgen0/xc7l.v/clkm                                 | apb0/O18[0]                                                             |                                                              |               11 |             32 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                        |                                                              |                9 |             33 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1     | ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                  |                                                              |               11 |             33 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | xlnx_opt__2                                                  |               20 |             34 |
|  clkgen0/xc7l.v/clkm                                 | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_ar_reg[qual_dreg]              | rst0/p_0_in                                                  |                9 |             35 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[read]0                |                                                              |               21 |             36 |
|  clkgen0/xc7l.v/clkm                                 | ahb0/E[0]                                                               |                                                              |               19 |             42 |
|  clkgen0/xc7l.v/clkm                                 | eth0.e1/m100.u0/ethc0/write                                             |                                                              |                6 |             48 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O117                        |                                                              |               39 |             52 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O10[0]                      |                                                              |               24 |             66 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1     |                                                                         |                                                              |               26 |             69 |
|  n_0_bufgclk45                                       |                                                                         |                                                              |               40 |             82 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         | rst0/p_0_in                                                  |               54 |            102 |
|  clkgen0/xc7l.v/clkm                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O118                        |                                                              |              301 |            677 |
|  clkgen0/xc7l.v/clkm                                 |                                                                         |                                                              |              665 |           1514 |
+------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


