{"vcs1":{"timestamp_begin":1700157452.530009380, "rt":9.00, "ut":7.97, "st":0.65}}
{"vcselab":{"timestamp_begin":1700157461.615413349, "rt":1.20, "ut":0.38, "st":0.20}}
{"link":{"timestamp_begin":1700157462.892710585, "rt":0.40, "ut":0.13, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700157451.822272306}
{"VCS_COMP_START_TIME": 1700157451.822272306}
{"VCS_COMP_END_TIME": 1700157471.523031985}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370140}}
{"stitch_vcselab": {"peak_mem": 240028}}
