0.7
2020.2
Oct 19 2021
02:56:52
/home/davide/git/Progetto-reti-logiche-2022/docs/Test Bench  Progetto/cartella_1/tb_re_encode.vhd,1658486357,vhdl,,,,project_tb,,,,,,,,
/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1658747458,verilog,,,,FF_D;FF_D_0;controller;convolutional_encoder;glbl;project_reti_logiche;string_manager,,,,,,,,
