verilog work "to_1_2_10_100_1000Hz.vf"
verilog work "counter1and7.vf"
verilog work "betterBCDto7seg.vf"
verilog work "main.vf"
