////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("MStar Confidential Information") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

#ifndef _HWREG_HDCP_H_
#define _HWREG_HDCP_H_

//=============================================================
//HDCP
//#define REG_HDCP_BASE       0x26F0

#define REG_HDCP_00_L       (REG_HDCP_BASE + 0x00)
#define REG_HDCP_00_H       (REG_HDCP_BASE + 0x01)
#define REG_HDCP_01_L       (REG_HDCP_BASE + 0x02)
#define REG_HDCP_01_H       (REG_HDCP_BASE + 0x03)
#define REG_HDCP_02_L       (REG_HDCP_BASE + 0x04)
#define REG_HDCP_02_H       (REG_HDCP_BASE + 0x05)
#define REG_HDCP_03_L       (REG_HDCP_BASE + 0x06)
#define REG_HDCP_03_H       (REG_HDCP_BASE + 0x07)
#define REG_HDCP_15_L       (REG_HDCP_BASE + 0x2A)
#define REG_HDCP_15_H       (REG_HDCP_BASE + 0x2B)
#define REG_HDCP_15_L       (REG_HDCP_BASE + 0x2A)
#define REG_HDCP_15_H       (REG_HDCP_BASE + 0x2B)
#define REG_HDCP_17_L       (REG_HDCP_BASE + 0x2E)
#define REG_HDCP_17_H       (REG_HDCP_BASE + 0x2F)
#define REG_HDCP_18_L       (REG_HDCP_BASE + 0x30)
#define REG_HDCP_18_H       (REG_HDCP_BASE + 0x31)
#define REG_HDCP_19_L       (REG_HDCP_BASE + 0x32)
#define REG_HDCP_19_H       (REG_HDCP_BASE + 0x33)
#endif

