
RTC_TIME_DATE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003218  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080033b8  080033b8  000133b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034d4  080034d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080034d4  080034d4  000134d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034dc  080034dc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034dc  080034dc  000134dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034e0  080034e0  000134e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080034e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000070  08003554  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08003554  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099f7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001773  00000000  00000000  00029a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0002b210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b8  00000000  00000000  0002b960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016449  00000000  00000000  0002c018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097bf  00000000  00000000  00042461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b8fe  00000000  00000000  0004bc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d751e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020b8  00000000  00000000  000d7570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080033a0 	.word	0x080033a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080033a0 	.word	0x080033a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <SysTick_Handler>:
 *      Author: Nguyen Tran
 */
#include "main.h"

void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000598:	f000 fb2a 	bl	8000bf0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800059c:	f000 fc76 	bl	8000e8c <HAL_SYSTICK_IRQHandler>
}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80005a8:	2001      	movs	r0, #1
 80005aa:	f000 fe01 	bl	80011b0 <HAL_GPIO_EXTI_IRQHandler>
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
	...

080005b4 <printmsg>:

UART_HandleTypeDef huart2;
RTC_HandleTypeDef hrtc;

void printmsg(char *format,...)
 {
 80005b4:	b40f      	push	{r0, r1, r2, r3}
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b096      	sub	sp, #88	; 0x58
 80005ba:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005c0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 fa90 	bl	8002af0 <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80005d0:	f107 0308 	add.w	r3, r7, #8
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fe03 	bl	80001e0 <strlen>
 80005da:	4603      	mov	r3, r0
 80005dc:	b29a      	uxth	r2, r3
 80005de:	f107 0108 	add.w	r1, r7, #8
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	4805      	ldr	r0, [pc, #20]	; (80005fc <printmsg+0x48>)
 80005e8:	f001 fecd 	bl	8002386 <HAL_UART_Transmit>
	va_end(args);

 }
 80005ec:	bf00      	nop
 80005ee:	3758      	adds	r7, #88	; 0x58
 80005f0:	46bd      	mov	sp, r7
 80005f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f6:	b004      	add	sp, #16
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	2000008c 	.word	0x2000008c

08000600 <main>:

int main()
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_Init();
 8000604:	f000 faa2 	bl	8000b4c <HAL_Init>
	GPIO_Init();
 8000608:	f000 f810 	bl	800062c <GPIO_Init>
	SystemClockConfig_HSE(SYSCLK_CONF_FREQ_50MHz);
 800060c:	2032      	movs	r0, #50	; 0x32
 800060e:	f000 f905 	bl	800081c <SystemClockConfig_HSE>
	UART2_Init();
 8000612:	f000 f839 	bl	8000688 <UART2_Init>

	RTC_Init();
 8000616:	f000 f85d 	bl	80006d4 <RTC_Init>

	printmsg("This is RTC calendar Test program\r\n");
 800061a:	4803      	ldr	r0, [pc, #12]	; (8000628 <main+0x28>)
 800061c:	f7ff ffca 	bl	80005b4 <printmsg>

	RTC_CalendarConfig();
 8000620:	f000 f880 	bl	8000724 <RTC_CalendarConfig>

	while(1)
	{
		//going to sleep
		__WFI();
 8000624:	bf30      	wfi
 8000626:	e7fd      	b.n	8000624 <main+0x24>
 8000628:	080033fc 	.word	0x080033fc

0800062c <GPIO_Init>:
}



void GPIO_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b086      	sub	sp, #24
 8000630:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  buttongpio;
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	2300      	movs	r3, #0
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	4b12      	ldr	r3, [pc, #72]	; (8000680 <GPIO_Init+0x54>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	4a11      	ldr	r2, [pc, #68]	; (8000680 <GPIO_Init+0x54>)
 800063c:	f043 0301 	orr.w	r3, r3, #1
 8000640:	6313      	str	r3, [r2, #48]	; 0x30
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <GPIO_Init+0x54>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000646:	f003 0301 	and.w	r3, r3, #1
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	683b      	ldr	r3, [r7, #0]

	buttongpio.Pin = GPIO_PIN_0;
 800064e:	2301      	movs	r3, #1
 8000650:	607b      	str	r3, [r7, #4]
	buttongpio.Mode = GPIO_MODE_IT_FALLING;
 8000652:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000656:	60bb      	str	r3, [r7, #8]
	buttongpio.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&buttongpio);
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	4619      	mov	r1, r3
 8000660:	4808      	ldr	r0, [pc, #32]	; (8000684 <GPIO_Init+0x58>)
 8000662:	f000 fc21 	bl	8000ea8 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn,15,0);
 8000666:	2200      	movs	r2, #0
 8000668:	210f      	movs	r1, #15
 800066a:	2006      	movs	r0, #6
 800066c:	f000 fbbb 	bl	8000de6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000670:	2006      	movs	r0, #6
 8000672:	f000 fbd4 	bl	8000e1e <HAL_NVIC_EnableIRQ>

}
 8000676:	bf00      	nop
 8000678:	3718      	adds	r7, #24
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40023800 	.word	0x40023800
 8000684:	40020000 	.word	0x40020000

08000688 <UART2_Init>:



void UART2_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <UART2_Init+0x44>)
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <UART2_Init+0x48>)
 8000690:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <UART2_Init+0x44>)
 8000694:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000698:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <UART2_Init+0x44>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <UART2_Init+0x44>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <UART2_Init+0x44>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ac:	4b07      	ldr	r3, [pc, #28]	; (80006cc <UART2_Init+0x44>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <UART2_Init+0x44>)
 80006b4:	220c      	movs	r2, #12
 80006b6:	615a      	str	r2, [r3, #20]
	if(HAL_UART_Init(&huart2) != HAL_OK)
 80006b8:	4804      	ldr	r0, [pc, #16]	; (80006cc <UART2_Init+0x44>)
 80006ba:	f001 fe17 	bl	80022ec <HAL_UART_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <UART2_Init+0x40>
	{
		Error_Handler();
 80006c4:	f000 f934 	bl	8000930 <Error_Handler>
	}
}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000008c 	.word	0x2000008c
 80006d0:	40004400 	.word	0x40004400

080006d4 <RTC_Init>:

void RTC_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
   hrtc.Instance = RTC;
 80006d8:	4b10      	ldr	r3, [pc, #64]	; (800071c <RTC_Init+0x48>)
 80006da:	4a11      	ldr	r2, [pc, #68]	; (8000720 <RTC_Init+0x4c>)
 80006dc:	601a      	str	r2, [r3, #0]
// hrtc.Init.HourFormat =RTC_HOURFORMAT_12;
   hrtc.Init.HourFormat =RTC_HOURFORMAT_24;
 80006de:	4b0f      	ldr	r3, [pc, #60]	; (800071c <RTC_Init+0x48>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	605a      	str	r2, [r3, #4]
   hrtc.Init.AsynchPrediv = 0x7D; //1MHz clock HSE -> div 125
 80006e4:	4b0d      	ldr	r3, [pc, #52]	; (800071c <RTC_Init+0x48>)
 80006e6:	227d      	movs	r2, #125	; 0x7d
 80006e8:	609a      	str	r2, [r3, #8]
   hrtc.Init.SynchPrediv = 0x1F40; //1MHz clock HSE -> div 8000
 80006ea:	4b0c      	ldr	r3, [pc, #48]	; (800071c <RTC_Init+0x48>)
 80006ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80006f0:	60da      	str	r2, [r3, #12]
   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006f2:	4b0a      	ldr	r3, [pc, #40]	; (800071c <RTC_Init+0x48>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <RTC_Init+0x48>)
 80006fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80006fe:	615a      	str	r2, [r3, #20]
   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <RTC_Init+0x48>)
 8000702:	2200      	movs	r2, #0
 8000704:	619a      	str	r2, [r3, #24]

   if( HAL_RTC_Init(&hrtc) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <RTC_Init+0x48>)
 8000708:	f001 faf2 	bl	8001cf0 <HAL_RTC_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <RTC_Init+0x42>
   {
	   Error_Handler();
 8000712:	f000 f90d 	bl	8000930 <Error_Handler>
   }
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	200000d0 	.word	0x200000d0
 8000720:	40002800 	.word	0x40002800

08000724 <RTC_CalendarConfig>:

void RTC_CalendarConfig(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef RTC_TimeInit;
	RTC_DateTypeDef RTC_DateInit;
	//this function does RTC Calendar Config
	//configure the calendar for Time : 8:32:10 PM Date : 20 march 2023 Monday

	RTC_TimeInit.Hours = 8;
 800072a:	2308      	movs	r3, #8
 800072c:	713b      	strb	r3, [r7, #4]
	RTC_TimeInit.Minutes = 32;
 800072e:	2320      	movs	r3, #32
 8000730:	717b      	strb	r3, [r7, #5]
	RTC_TimeInit.Seconds = 10;
 8000732:	230a      	movs	r3, #10
 8000734:	71bb      	strb	r3, [r7, #6]
	RTC_TimeInit.TimeFormat = RTC_HOURFORMAT12_PM;
 8000736:	2301      	movs	r3, #1
 8000738:	71fb      	strb	r3, [r7, #7]
	HAL_RTC_SetTime(&hrtc, &RTC_TimeInit,RTC_FORMAT_BIN);
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	480a      	ldr	r0, [pc, #40]	; (800076c <RTC_CalendarConfig+0x48>)
 8000742:	f001 fb4b 	bl	8001ddc <HAL_RTC_SetTime>


	RTC_DateInit.Date = 20;
 8000746:	2314      	movs	r3, #20
 8000748:	70bb      	strb	r3, [r7, #2]
	RTC_DateInit.Month = RTC_MONTH_MARCH;
 800074a:	2303      	movs	r3, #3
 800074c:	707b      	strb	r3, [r7, #1]
	RTC_DateInit.Year = 23;
 800074e:	2317      	movs	r3, #23
 8000750:	70fb      	strb	r3, [r7, #3]
	RTC_DateInit.WeekDay = RTC_WEEKDAY_MONDAY;
 8000752:	2301      	movs	r3, #1
 8000754:	703b      	strb	r3, [r7, #0]

	HAL_RTC_SetDate(&hrtc,&RTC_DateInit,RTC_FORMAT_BIN);
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	4619      	mov	r1, r3
 800075c:	4803      	ldr	r0, [pc, #12]	; (800076c <RTC_CalendarConfig+0x48>)
 800075e:	f001 fc35 	bl	8001fcc <HAL_RTC_SetDate>

}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000d0 	.word	0x200000d0

08000770 <getDayofweek>:

char* getDayofweek(uint8_t number)
{
 8000770:	b4b0      	push	{r4, r5, r7}
 8000772:	b08b      	sub	sp, #44	; 0x2c
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	71fb      	strb	r3, [r7, #7]
	char *weekday[] = { "Monday", "TuesDay", "Wednesday","Thursday","Friday","Saturday","Sunday"};
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <getDayofweek+0x38>)
 800077c:	f107 040c 	add.w	r4, r7, #12
 8000780:	461d      	mov	r5, r3
 8000782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000786:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800078a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return weekday[number-1];
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	3b01      	subs	r3, #1
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	3328      	adds	r3, #40	; 0x28
 8000796:	443b      	add	r3, r7
 8000798:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 800079c:	4618      	mov	r0, r3
 800079e:	372c      	adds	r7, #44	; 0x2c
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bcb0      	pop	{r4, r5, r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	08003420 	.word	0x08003420

080007ac <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80007ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ae:	b08b      	sub	sp, #44	; 0x2c
 80007b0:	af02      	add	r7, sp, #8
 80007b2:	4603      	mov	r3, r0
 80007b4:	80fb      	strh	r3, [r7, #6]
	RTC_TimeTypeDef RTC_TimeRead;
	RTC_DateTypeDef RTC_DateRead;


	HAL_RTC_GetTime(&hrtc,&RTC_TimeRead,RTC_FORMAT_BIN);
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	2200      	movs	r2, #0
 80007bc:	4619      	mov	r1, r3
 80007be:	4814      	ldr	r0, [pc, #80]	; (8000810 <HAL_GPIO_EXTI_Callback+0x64>)
 80007c0:	f001 fba6 	bl	8001f10 <HAL_RTC_GetTime>

	HAL_RTC_GetDate(&hrtc,&RTC_DateRead,RTC_FORMAT_BIN);
 80007c4:	f107 0308 	add.w	r3, r7, #8
 80007c8:	2200      	movs	r2, #0
 80007ca:	4619      	mov	r1, r3
 80007cc:	4810      	ldr	r0, [pc, #64]	; (8000810 <HAL_GPIO_EXTI_Callback+0x64>)
 80007ce:	f001 fc81 	bl	80020d4 <HAL_RTC_GetDate>

	printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 80007d2:	7b3b      	ldrb	r3, [r7, #12]
 80007d4:	4619      	mov	r1, r3
		 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 80007d6:	7b7b      	ldrb	r3, [r7, #13]
	printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 80007d8:	461a      	mov	r2, r3
		 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 80007da:	7bbb      	ldrb	r3, [r7, #14]
	printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 80007dc:	480d      	ldr	r0, [pc, #52]	; (8000814 <HAL_GPIO_EXTI_Callback+0x68>)
 80007de:	f7ff fee9 	bl	80005b4 <printmsg>
	printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 80007e2:	7a7b      	ldrb	r3, [r7, #9]
 80007e4:	461c      	mov	r4, r3
 80007e6:	7abb      	ldrb	r3, [r7, #10]
 80007e8:	461d      	mov	r5, r3
		 RTC_DateRead.Year,getDayofweek(RTC_DateRead.WeekDay));
 80007ea:	7afb      	ldrb	r3, [r7, #11]
	printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 80007ec:	461e      	mov	r6, r3
 80007ee:	7a3b      	ldrb	r3, [r7, #8]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ffbd 	bl	8000770 <getDayofweek>
 80007f6:	4603      	mov	r3, r0
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	4633      	mov	r3, r6
 80007fc:	462a      	mov	r2, r5
 80007fe:	4621      	mov	r1, r4
 8000800:	4805      	ldr	r0, [pc, #20]	; (8000818 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000802:	f7ff fed7 	bl	80005b4 <printmsg>
}
 8000806:	bf00      	nop
 8000808:	3724      	adds	r7, #36	; 0x24
 800080a:	46bd      	mov	sp, r7
 800080c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080e:	bf00      	nop
 8000810:	200000d0 	.word	0x200000d0
 8000814:	0800343c 	.word	0x0800343c
 8000818:	08003460 	.word	0x08003460

0800081c <SystemClockConfig_HSE>:

void SystemClockConfig_HSE(uint8_t clock_freq)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b094      	sub	sp, #80	; 0x50
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_inits;
	RCC_ClkInitTypeDef clk_inits;

	uint32_t FLatency  = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	64fb      	str	r3, [r7, #76]	; 0x4c
	osc_inits.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800082a:	2301      	movs	r3, #1
 800082c:	61fb      	str	r3, [r7, #28]
	osc_inits.HSEState = RCC_HSE_ON;
 800082e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000832:	623b      	str	r3, [r7, #32]

	osc_inits.PLL.PLLState = RCC_PLL_ON;
 8000834:	2302      	movs	r3, #2
 8000836:	637b      	str	r3, [r7, #52]	; 0x34
	osc_inits.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000838:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800083c:	63bb      	str	r3, [r7, #56]	; 0x38


	switch(clock_freq)
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	2b64      	cmp	r3, #100	; 0x64
 8000842:	d034      	beq.n	80008ae <SystemClockConfig_HSE+0x92>
 8000844:	2b64      	cmp	r3, #100	; 0x64
 8000846:	dc6c      	bgt.n	8000922 <SystemClockConfig_HSE+0x106>
 8000848:	2b32      	cmp	r3, #50	; 0x32
 800084a:	d002      	beq.n	8000852 <SystemClockConfig_HSE+0x36>
 800084c:	2b50      	cmp	r3, #80	; 0x50
 800084e:	d017      	beq.n	8000880 <SystemClockConfig_HSE+0x64>
			FLatency = FLASH_LATENCY_3;

			break;
		}
		default:
			return;
 8000850:	e067      	b.n	8000922 <SystemClockConfig_HSE+0x106>
			osc_inits.PLL.PLLM = 8;
 8000852:	2308      	movs	r3, #8
 8000854:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_inits.PLL.PLLN = 100;
 8000856:	2364      	movs	r3, #100	; 0x64
 8000858:	643b      	str	r3, [r7, #64]	; 0x40
			osc_inits.PLL.PLLP = 2;
 800085a:	2302      	movs	r3, #2
 800085c:	647b      	str	r3, [r7, #68]	; 0x44
			osc_inits.PLL.PLLQ = 8;
 800085e:	2308      	movs	r3, #8
 8000860:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000862:	230f      	movs	r3, #15
 8000864:	60bb      	str	r3, [r7, #8]
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //50MHz
 8000866:	2302      	movs	r3, #2
 8000868:	60fb      	str	r3, [r7, #12]
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 50MHz AHB
 800086a:	2300      	movs	r3, #0
 800086c:	613b      	str	r3, [r7, #16]
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV2; // 25MHz APB1
 800086e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000872:	617b      	str	r3, [r7, #20]
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 25MHz APB2
 8000874:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000878:	61bb      	str	r3, [r7, #24]
			FLatency  = FLASH_LATENCY_1;
 800087a:	2301      	movs	r3, #1
 800087c:	64fb      	str	r3, [r7, #76]	; 0x4c
			break;
 800087e:	e02d      	b.n	80008dc <SystemClockConfig_HSE+0xc0>
			osc_inits.PLL.PLLM = 8;
 8000880:	2308      	movs	r3, #8
 8000882:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_inits.PLL.PLLN = 160;
 8000884:	23a0      	movs	r3, #160	; 0xa0
 8000886:	643b      	str	r3, [r7, #64]	; 0x40
			osc_inits.PLL.PLLP = 2;
 8000888:	2302      	movs	r3, #2
 800088a:	647b      	str	r3, [r7, #68]	; 0x44
			osc_inits.PLL.PLLQ = 8;
 800088c:	2308      	movs	r3, #8
 800088e:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000890:	230f      	movs	r3, #15
 8000892:	60bb      	str	r3, [r7, #8]
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //80MHz
 8000894:	2302      	movs	r3, #2
 8000896:	60fb      	str	r3, [r7, #12]
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 80MHz AHB
 8000898:	2300      	movs	r3, #0
 800089a:	613b      	str	r3, [r7, #16]
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV2; // 40MHz APB1
 800089c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a0:	617b      	str	r3, [r7, #20]
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 40MHz APB2
 80008a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a6:	61bb      	str	r3, [r7, #24]
			FLatency  = FLASH_LATENCY_2;
 80008a8:	2302      	movs	r3, #2
 80008aa:	64fb      	str	r3, [r7, #76]	; 0x4c
			break;
 80008ac:	e016      	b.n	80008dc <SystemClockConfig_HSE+0xc0>
			osc_inits.PLL.PLLM = 8;
 80008ae:	2308      	movs	r3, #8
 80008b0:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_inits.PLL.PLLN = 200;
 80008b2:	23c8      	movs	r3, #200	; 0xc8
 80008b4:	643b      	str	r3, [r7, #64]	; 0x40
			osc_inits.PLL.PLLP = 2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	647b      	str	r3, [r7, #68]	; 0x44
			osc_inits.PLL.PLLQ = 8;
 80008ba:	2308      	movs	r3, #8
 80008bc:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80008be:	230f      	movs	r3, #15
 80008c0:	60bb      	str	r3, [r7, #8]
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //100MHz
 80008c2:	2302      	movs	r3, #2
 80008c4:	60fb      	str	r3, [r7, #12]
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 100MHz AHB
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV2; // 50MHz APB1
 80008ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ce:	617b      	str	r3, [r7, #20]
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 50MHz APB2
 80008d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d4:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_LATENCY_3;
 80008d6:	2303      	movs	r3, #3
 80008d8:	64fb      	str	r3, [r7, #76]	; 0x4c
			break;
 80008da:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_inits) != HAL_OK)
 80008dc:	f107 031c 	add.w	r3, r7, #28
 80008e0:	4618      	mov	r0, r3
 80008e2:	f000 fc7d 	bl	80011e0 <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClockConfig_HSE+0xd4>
	{
		Error_Handler();
 80008ec:	f000 f820 	bl	8000930 <Error_Handler>
	}

	if(HAL_RCC_ClockConfig(&clk_inits, FLatency ) != HAL_OK)
 80008f0:	f107 0308 	add.w	r3, r7, #8
 80008f4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 feea 	bl	80016d0 <HAL_RCC_ClockConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <SystemClockConfig_HSE+0xea>
	{
		Error_Handler();
 8000902:	f000 f815 	bl	8000930 <Error_Handler>
	}

	//configure systick

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000906:	f001 f8cf 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 800090a:	4603      	mov	r3, r0
 800090c:	4a07      	ldr	r2, [pc, #28]	; (800092c <SystemClockConfig_HSE+0x110>)
 800090e:	fba2 2303 	umull	r2, r3, r2, r3
 8000912:	099b      	lsrs	r3, r3, #6
 8000914:	4618      	mov	r0, r3
 8000916:	f000 fa90 	bl	8000e3a <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800091a:	2004      	movs	r0, #4
 800091c:	f000 fa9a 	bl	8000e54 <HAL_SYSTICK_CLKSourceConfig>
 8000920:	e000      	b.n	8000924 <SystemClockConfig_HSE+0x108>
			return;
 8000922:	bf00      	nop

}
 8000924:	3750      	adds	r7, #80	; 0x50
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	10624dd3 	.word	0x10624dd3

08000930 <Error_Handler>:


void Error_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
	while(1);
 8000934:	e7fe      	b.n	8000934 <Error_Handler+0x4>
	...

08000938 <HAL_MspInit>:

#include "main.h"


void HAL_MspInit(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	//Low level processor specific inits
	//1. Set up the priority grouping of the arm cortex Mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800093c:	2003      	movs	r0, #3
 800093e:	f000 fa47 	bl	8000dd0 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the require system exceptions of the arm cortex Mx processor
	//system control block -> System handler control and state register
	SCB->SHCSR |= 0x7 << 16; //usage, bus, memory fault system exceptions
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <HAL_MspInit+0x40>)
 8000944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000946:	4a0c      	ldr	r2, [pc, #48]	; (8000978 <HAL_MspInit+0x40>)
 8000948:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800094c:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	f06f 000b 	mvn.w	r0, #11
 8000956:	f000 fa46 	bl	8000de6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	f06f 000a 	mvn.w	r0, #10
 8000962:	f000 fa40 	bl	8000de6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2100      	movs	r1, #0
 800096a:	f06f 0009 	mvn.w	r0, #9
 800096e:	f000 fa3a 	bl	8000de6 <HAL_NVIC_SetPriority>
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart2)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	; 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;

	//Low level inits for UART2 Peripheral
	//1. Enable the clock for the UART2 and GPIO peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 8000984:	2300      	movs	r3, #0
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <HAL_UART_MspInit+0x88>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098c:	4a1d      	ldr	r2, [pc, #116]	; (8000a04 <HAL_UART_MspInit+0x88>)
 800098e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000992:	6413      	str	r3, [r2, #64]	; 0x40
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_UART_MspInit+0x88>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <HAL_UART_MspInit+0x88>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a8:	4a16      	ldr	r2, [pc, #88]	; (8000a04 <HAL_UART_MspInit+0x88>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	6313      	str	r3, [r2, #48]	; 0x30
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <HAL_UART_MspInit+0x88>)
 80009b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	68fb      	ldr	r3, [r7, #12]
	//2. The pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; //UART2_TX
 80009bc:	2304      	movs	r3, #4
 80009be:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80009c0:	2302      	movs	r3, #2
 80009c2:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FAST;
 80009c8:	2302      	movs	r3, #2
 80009ca:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 80009cc:	2307      	movs	r3, #7
 80009ce:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	480c      	ldr	r0, [pc, #48]	; (8000a08 <HAL_UART_MspInit+0x8c>)
 80009d8:	f000 fa66 	bl	8000ea8 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 80009dc:	2308      	movs	r3, #8
 80009de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	4808      	ldr	r0, [pc, #32]	; (8000a08 <HAL_UART_MspInit+0x8c>)
 80009e8:	f000 fa5e 	bl	8000ea8 <HAL_GPIO_Init>
	//3. Enable the IRQ and set up the priority (NVIC Settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009ec:	2026      	movs	r0, #38	; 0x26
 80009ee:	f000 fa16 	bl	8000e1e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80009f2:	2200      	movs	r2, #0
 80009f4:	210f      	movs	r1, #15
 80009f6:	2026      	movs	r0, #38	; 0x26
 80009f8:	f000 f9f5 	bl	8000de6 <HAL_NVIC_SetPriority>
}
 80009fc:	bf00      	nop
 80009fe:	3728      	adds	r7, #40	; 0x28
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020000 	.word	0x40020000

08000a0c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b094      	sub	sp, #80	; 0x50
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	  RCC_OscInitTypeDef        RCC_OscInitStruct;
	  RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;
	  //1. Turn on the HSE
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a14:	2301      	movs	r3, #1
 8000a16:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	63bb      	str	r3, [r7, #56]	; 0x38

	  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a22:	f107 0320 	add.w	r3, r7, #32
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fbda 	bl	80011e0 <HAL_RCC_OscConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <HAL_RTC_MspInit+0x2a>
	  {
		  Error_Handler();
 8000a32:	f7ff ff7d 	bl	8000930 <Error_Handler>
	  }

	  //2. select HSE as RTCCLK
	  RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a36:	2302      	movs	r3, #2
 8000a38:	60bb      	str	r3, [r7, #8]
	  RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8; //1MHz
 8000a3a:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <HAL_RTC_MspInit+0x54>)
 8000a3c:	61bb      	str	r3, [r7, #24]

	  if( HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit)!= HAL_OK)
 8000a3e:	f107 0308 	add.w	r3, r7, #8
 8000a42:	4618      	mov	r0, r3
 8000a44:	f001 f864 	bl	8001b10 <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_RTC_MspInit+0x46>
	  {
		  Error_Handler();
 8000a4e:	f7ff ff6f 	bl	8000930 <Error_Handler>
	  }

	  //3. Enable the RTC Clock
	  __HAL_RCC_RTC_ENABLE();
 8000a52:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <HAL_RTC_MspInit+0x58>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	601a      	str	r2, [r3, #0]
}
 8000a58:	bf00      	nop
 8000a5a:	3750      	adds	r7, #80	; 0x50
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	00080300 	.word	0x00080300
 8000a64:	42470e3c 	.word	0x42470e3c

08000a68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a70:	4a14      	ldr	r2, [pc, #80]	; (8000ac4 <_sbrk+0x5c>)
 8000a72:	4b15      	ldr	r3, [pc, #84]	; (8000ac8 <_sbrk+0x60>)
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a7c:	4b13      	ldr	r3, [pc, #76]	; (8000acc <_sbrk+0x64>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d102      	bne.n	8000a8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <_sbrk+0x64>)
 8000a86:	4a12      	ldr	r2, [pc, #72]	; (8000ad0 <_sbrk+0x68>)
 8000a88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8a:	4b10      	ldr	r3, [pc, #64]	; (8000acc <_sbrk+0x64>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4413      	add	r3, r2
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d207      	bcs.n	8000aa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a98:	f001 ffea 	bl	8002a70 <__errno>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa6:	e009      	b.n	8000abc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aae:	4b07      	ldr	r3, [pc, #28]	; (8000acc <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	4a05      	ldr	r2, [pc, #20]	; (8000acc <_sbrk+0x64>)
 8000ab8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aba:	68fb      	ldr	r3, [r7, #12]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20020000 	.word	0x20020000
 8000ac8:	00000400 	.word	0x00000400
 8000acc:	200000f0 	.word	0x200000f0
 8000ad0:	20000108 	.word	0x20000108

08000ad4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <SystemInit+0x20>)
 8000ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ade:	4a05      	ldr	r2, [pc, #20]	; (8000af4 <SystemInit+0x20>)
 8000ae0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ae4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000af8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000afc:	480d      	ldr	r0, [pc, #52]	; (8000b34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000afe:	490e      	ldr	r1, [pc, #56]	; (8000b38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b00:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0b      	ldr	r2, [pc, #44]	; (8000b40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b14:	4c0b      	ldr	r4, [pc, #44]	; (8000b44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b22:	f7ff ffd7 	bl	8000ad4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b26:	f001 ffa9 	bl	8002a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2a:	f7ff fd69 	bl	8000600 <main>
  bx  lr    
 8000b2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b38:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b3c:	080034e4 	.word	0x080034e4
  ldr r2, =_sbss
 8000b40:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b44:	20000108 	.word	0x20000108

08000b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b48:	e7fe      	b.n	8000b48 <ADC_IRQHandler>
	...

08000b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b50:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_Init+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <HAL_Init+0x40>)
 8000b56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <HAL_Init+0x40>)
 8000b62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <HAL_Init+0x40>)
 8000b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 f92b 	bl	8000dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f000 f808 	bl	8000b90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b80:	f7ff feda 	bl	8000938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023c00 	.word	0x40023c00

08000b90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_InitTick+0x54>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <HAL_InitTick+0x58>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 f943 	bl	8000e3a <HAL_SYSTICK_Config>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e00e      	b.n	8000bdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b0f      	cmp	r3, #15
 8000bc2:	d80a      	bhi.n	8000bda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	6879      	ldr	r1, [r7, #4]
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	f000 f90b 	bl	8000de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd0:	4a06      	ldr	r2, [pc, #24]	; (8000bec <HAL_InitTick+0x5c>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000000 	.word	0x20000000
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000004 	.word	0x20000004

08000bf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_IncTick+0x20>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_IncTick+0x24>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_IncTick+0x24>)
 8000c02:	6013      	str	r3, [r2, #0]
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	20000008 	.word	0x20000008
 8000c14:	200000f4 	.word	0x200000f4

08000c18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <HAL_GetTick+0x14>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	200000f4 	.word	0x200000f4

08000c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c46:	68ba      	ldr	r2, [r7, #8]
 8000c48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c62:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	60d3      	str	r3, [r2, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	3714      	adds	r7, #20
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7c:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <__NVIC_GetPriorityGrouping+0x18>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	0a1b      	lsrs	r3, r3, #8
 8000c82:	f003 0307 	and.w	r3, r3, #7
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	db0b      	blt.n	8000cbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f003 021f 	and.w	r2, r3, #31
 8000cac:	4907      	ldr	r1, [pc, #28]	; (8000ccc <__NVIC_EnableIRQ+0x38>)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100

08000cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	6039      	str	r1, [r7, #0]
 8000cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db0a      	blt.n	8000cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	490c      	ldr	r1, [pc, #48]	; (8000d1c <__NVIC_SetPriority+0x4c>)
 8000cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cee:	0112      	lsls	r2, r2, #4
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf8:	e00a      	b.n	8000d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4908      	ldr	r1, [pc, #32]	; (8000d20 <__NVIC_SetPriority+0x50>)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	f003 030f 	and.w	r3, r3, #15
 8000d06:	3b04      	subs	r3, #4
 8000d08:	0112      	lsls	r2, r2, #4
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	761a      	strb	r2, [r3, #24]
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000e100 	.word	0xe000e100
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	f1c3 0307 	rsb	r3, r3, #7
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	bf28      	it	cs
 8000d42:	2304      	movcs	r3, #4
 8000d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3304      	adds	r3, #4
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	d902      	bls.n	8000d54 <NVIC_EncodePriority+0x30>
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	3b03      	subs	r3, #3
 8000d52:	e000      	b.n	8000d56 <NVIC_EncodePriority+0x32>
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d58:	f04f 32ff 	mov.w	r2, #4294967295
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43da      	mvns	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	401a      	ands	r2, r3
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	fa01 f303 	lsl.w	r3, r1, r3
 8000d76:	43d9      	mvns	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	4313      	orrs	r3, r2
         );
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3724      	adds	r7, #36	; 0x24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d9c:	d301      	bcc.n	8000da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e00f      	b.n	8000dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da2:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <SysTick_Config+0x40>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000daa:	210f      	movs	r1, #15
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f7ff ff8e 	bl	8000cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <SysTick_Config+0x40>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dba:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <SysTick_Config+0x40>)
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	e000e010 	.word	0xe000e010

08000dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ff29 	bl	8000c30 <__NVIC_SetPriorityGrouping>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b086      	sub	sp, #24
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	4603      	mov	r3, r0
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
 8000df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000df8:	f7ff ff3e 	bl	8000c78 <__NVIC_GetPriorityGrouping>
 8000dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	68b9      	ldr	r1, [r7, #8]
 8000e02:	6978      	ldr	r0, [r7, #20]
 8000e04:	f7ff ff8e 	bl	8000d24 <NVIC_EncodePriority>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0e:	4611      	mov	r1, r2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ff5d 	bl	8000cd0 <__NVIC_SetPriority>
}
 8000e16:	bf00      	nop
 8000e18:	3718      	adds	r7, #24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ff31 	bl	8000c94 <__NVIC_EnableIRQ>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ffa2 	bl	8000d8c <SysTick_Config>
 8000e48:	4603      	mov	r3, r0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d106      	bne.n	8000e70 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000e6e:	e005      	b.n	8000e7c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000e70:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a04      	ldr	r2, [pc, #16]	; (8000e88 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e76:	f023 0304 	bic.w	r3, r3, #4
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e010 	.word	0xe000e010

08000e8c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000e90:	f000 f802 	bl	8000e98 <HAL_SYSTICK_Callback>
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b089      	sub	sp, #36	; 0x24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
 8000ec2:	e159      	b.n	8001178 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	f040 8148 	bne.w	8001172 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f003 0303 	and.w	r3, r3, #3
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d005      	beq.n	8000efa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d130      	bne.n	8000f5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	2203      	movs	r2, #3
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f30:	2201      	movs	r2, #1
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	091b      	lsrs	r3, r3, #4
 8000f46:	f003 0201 	and.w	r2, r3, #1
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 0303 	and.w	r3, r3, #3
 8000f64:	2b03      	cmp	r3, #3
 8000f66:	d017      	beq.n	8000f98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	2203      	movs	r2, #3
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d123      	bne.n	8000fec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	08da      	lsrs	r2, r3, #3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3208      	adds	r2, #8
 8000fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	220f      	movs	r2, #15
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	691a      	ldr	r2, [r3, #16]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	08da      	lsrs	r2, r3, #3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3208      	adds	r2, #8
 8000fe6:	69b9      	ldr	r1, [r7, #24]
 8000fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f003 0203 	and.w	r2, r3, #3
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 80a2 	beq.w	8001172 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	4b57      	ldr	r3, [pc, #348]	; (8001190 <HAL_GPIO_Init+0x2e8>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	4a56      	ldr	r2, [pc, #344]	; (8001190 <HAL_GPIO_Init+0x2e8>)
 8001038:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800103c:	6453      	str	r3, [r2, #68]	; 0x44
 800103e:	4b54      	ldr	r3, [pc, #336]	; (8001190 <HAL_GPIO_Init+0x2e8>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800104a:	4a52      	ldr	r2, [pc, #328]	; (8001194 <HAL_GPIO_Init+0x2ec>)
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	089b      	lsrs	r3, r3, #2
 8001050:	3302      	adds	r3, #2
 8001052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001056:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	220f      	movs	r2, #15
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a49      	ldr	r2, [pc, #292]	; (8001198 <HAL_GPIO_Init+0x2f0>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d019      	beq.n	80010aa <HAL_GPIO_Init+0x202>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a48      	ldr	r2, [pc, #288]	; (800119c <HAL_GPIO_Init+0x2f4>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d013      	beq.n	80010a6 <HAL_GPIO_Init+0x1fe>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a47      	ldr	r2, [pc, #284]	; (80011a0 <HAL_GPIO_Init+0x2f8>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d00d      	beq.n	80010a2 <HAL_GPIO_Init+0x1fa>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a46      	ldr	r2, [pc, #280]	; (80011a4 <HAL_GPIO_Init+0x2fc>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d007      	beq.n	800109e <HAL_GPIO_Init+0x1f6>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a45      	ldr	r2, [pc, #276]	; (80011a8 <HAL_GPIO_Init+0x300>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d101      	bne.n	800109a <HAL_GPIO_Init+0x1f2>
 8001096:	2304      	movs	r3, #4
 8001098:	e008      	b.n	80010ac <HAL_GPIO_Init+0x204>
 800109a:	2307      	movs	r3, #7
 800109c:	e006      	b.n	80010ac <HAL_GPIO_Init+0x204>
 800109e:	2303      	movs	r3, #3
 80010a0:	e004      	b.n	80010ac <HAL_GPIO_Init+0x204>
 80010a2:	2302      	movs	r3, #2
 80010a4:	e002      	b.n	80010ac <HAL_GPIO_Init+0x204>
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_GPIO_Init+0x204>
 80010aa:	2300      	movs	r3, #0
 80010ac:	69fa      	ldr	r2, [r7, #28]
 80010ae:	f002 0203 	and.w	r2, r2, #3
 80010b2:	0092      	lsls	r2, r2, #2
 80010b4:	4093      	lsls	r3, r2
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010bc:	4935      	ldr	r1, [pc, #212]	; (8001194 <HAL_GPIO_Init+0x2ec>)
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	089b      	lsrs	r3, r3, #2
 80010c2:	3302      	adds	r3, #2
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ca:	4b38      	ldr	r3, [pc, #224]	; (80011ac <HAL_GPIO_Init+0x304>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010ee:	4a2f      	ldr	r2, [pc, #188]	; (80011ac <HAL_GPIO_Init+0x304>)
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f4:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <HAL_GPIO_Init+0x304>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001118:	4a24      	ldr	r2, [pc, #144]	; (80011ac <HAL_GPIO_Init+0x304>)
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800111e:	4b23      	ldr	r3, [pc, #140]	; (80011ac <HAL_GPIO_Init+0x304>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	43db      	mvns	r3, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4013      	ands	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001142:	4a1a      	ldr	r2, [pc, #104]	; (80011ac <HAL_GPIO_Init+0x304>)
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001148:	4b18      	ldr	r3, [pc, #96]	; (80011ac <HAL_GPIO_Init+0x304>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800116c:	4a0f      	ldr	r2, [pc, #60]	; (80011ac <HAL_GPIO_Init+0x304>)
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	3301      	adds	r3, #1
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	2b0f      	cmp	r3, #15
 800117c:	f67f aea2 	bls.w	8000ec4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001180:	bf00      	nop
 8001182:	bf00      	nop
 8001184:	3724      	adds	r7, #36	; 0x24
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	40013800 	.word	0x40013800
 8001198:	40020000 	.word	0x40020000
 800119c:	40020400 	.word	0x40020400
 80011a0:	40020800 	.word	0x40020800
 80011a4:	40020c00 	.word	0x40020c00
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40013c00 	.word	0x40013c00

080011b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011bc:	695a      	ldr	r2, [r3, #20]
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011c6:	4a05      	ldr	r2, [pc, #20]	; (80011dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011c8:	88fb      	ldrh	r3, [r7, #6]
 80011ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff faec 	bl	80007ac <HAL_GPIO_EXTI_Callback>
  }
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40013c00 	.word	0x40013c00

080011e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e267      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d075      	beq.n	80012ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011fe:	4b88      	ldr	r3, [pc, #544]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	2b04      	cmp	r3, #4
 8001208:	d00c      	beq.n	8001224 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120a:	4b85      	ldr	r3, [pc, #532]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001212:	2b08      	cmp	r3, #8
 8001214:	d112      	bne.n	800123c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001216:	4b82      	ldr	r3, [pc, #520]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800121e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001222:	d10b      	bne.n	800123c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001224:	4b7e      	ldr	r3, [pc, #504]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d05b      	beq.n	80012e8 <HAL_RCC_OscConfig+0x108>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d157      	bne.n	80012e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e242      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001244:	d106      	bne.n	8001254 <HAL_RCC_OscConfig+0x74>
 8001246:	4b76      	ldr	r3, [pc, #472]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a75      	ldr	r2, [pc, #468]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800124c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001250:	6013      	str	r3, [r2, #0]
 8001252:	e01d      	b.n	8001290 <HAL_RCC_OscConfig+0xb0>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800125c:	d10c      	bne.n	8001278 <HAL_RCC_OscConfig+0x98>
 800125e:	4b70      	ldr	r3, [pc, #448]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a6f      	ldr	r2, [pc, #444]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	4b6d      	ldr	r3, [pc, #436]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a6c      	ldr	r2, [pc, #432]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	e00b      	b.n	8001290 <HAL_RCC_OscConfig+0xb0>
 8001278:	4b69      	ldr	r3, [pc, #420]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a68      	ldr	r2, [pc, #416]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800127e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	4b66      	ldr	r3, [pc, #408]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a65      	ldr	r2, [pc, #404]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800128a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800128e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d013      	beq.n	80012c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001298:	f7ff fcbe 	bl	8000c18 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012a0:	f7ff fcba 	bl	8000c18 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	; 0x64
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e207      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	4b5b      	ldr	r3, [pc, #364]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0f0      	beq.n	80012a0 <HAL_RCC_OscConfig+0xc0>
 80012be:	e014      	b.n	80012ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c0:	f7ff fcaa 	bl	8000c18 <HAL_GetTick>
 80012c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012c6:	e008      	b.n	80012da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012c8:	f7ff fca6 	bl	8000c18 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b64      	cmp	r3, #100	; 0x64
 80012d4:	d901      	bls.n	80012da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e1f3      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012da:	4b51      	ldr	r3, [pc, #324]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f0      	bne.n	80012c8 <HAL_RCC_OscConfig+0xe8>
 80012e6:	e000      	b.n	80012ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d063      	beq.n	80013be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012f6:	4b4a      	ldr	r3, [pc, #296]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00b      	beq.n	800131a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001302:	4b47      	ldr	r3, [pc, #284]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800130a:	2b08      	cmp	r3, #8
 800130c:	d11c      	bne.n	8001348 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800130e:	4b44      	ldr	r3, [pc, #272]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d116      	bne.n	8001348 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800131a:	4b41      	ldr	r3, [pc, #260]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d005      	beq.n	8001332 <HAL_RCC_OscConfig+0x152>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d001      	beq.n	8001332 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e1c7      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001332:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	691b      	ldr	r3, [r3, #16]
 800133e:	00db      	lsls	r3, r3, #3
 8001340:	4937      	ldr	r1, [pc, #220]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001342:	4313      	orrs	r3, r2
 8001344:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001346:	e03a      	b.n	80013be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d020      	beq.n	8001392 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001350:	4b34      	ldr	r3, [pc, #208]	; (8001424 <HAL_RCC_OscConfig+0x244>)
 8001352:	2201      	movs	r2, #1
 8001354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001356:	f7ff fc5f 	bl	8000c18 <HAL_GetTick>
 800135a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800135c:	e008      	b.n	8001370 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800135e:	f7ff fc5b 	bl	8000c18 <HAL_GetTick>
 8001362:	4602      	mov	r2, r0
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e1a8      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0f0      	beq.n	800135e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800137c:	4b28      	ldr	r3, [pc, #160]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	4925      	ldr	r1, [pc, #148]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 800138c:	4313      	orrs	r3, r2
 800138e:	600b      	str	r3, [r1, #0]
 8001390:	e015      	b.n	80013be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001392:	4b24      	ldr	r3, [pc, #144]	; (8001424 <HAL_RCC_OscConfig+0x244>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001398:	f7ff fc3e 	bl	8000c18 <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013a0:	f7ff fc3a 	bl	8000c18 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e187      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f0      	bne.n	80013a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d036      	beq.n	8001438 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d016      	beq.n	8001400 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <HAL_RCC_OscConfig+0x248>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d8:	f7ff fc1e 	bl	8000c18 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e0:	f7ff fc1a 	bl	8000c18 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e167      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <HAL_RCC_OscConfig+0x240>)
 80013f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d0f0      	beq.n	80013e0 <HAL_RCC_OscConfig+0x200>
 80013fe:	e01b      	b.n	8001438 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_RCC_OscConfig+0x248>)
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001406:	f7ff fc07 	bl	8000c18 <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800140c:	e00e      	b.n	800142c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800140e:	f7ff fc03 	bl	8000c18 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d907      	bls.n	800142c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e150      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
 8001420:	40023800 	.word	0x40023800
 8001424:	42470000 	.word	0x42470000
 8001428:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800142c:	4b88      	ldr	r3, [pc, #544]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800142e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d1ea      	bne.n	800140e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0304 	and.w	r3, r3, #4
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 8097 	beq.w	8001574 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001446:	2300      	movs	r3, #0
 8001448:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800144a:	4b81      	ldr	r3, [pc, #516]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10f      	bne.n	8001476 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	4b7d      	ldr	r3, [pc, #500]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145e:	4a7c      	ldr	r2, [pc, #496]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 8001460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001464:	6413      	str	r3, [r2, #64]	; 0x40
 8001466:	4b7a      	ldr	r3, [pc, #488]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001472:	2301      	movs	r3, #1
 8001474:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001476:	4b77      	ldr	r3, [pc, #476]	; (8001654 <HAL_RCC_OscConfig+0x474>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800147e:	2b00      	cmp	r3, #0
 8001480:	d118      	bne.n	80014b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001482:	4b74      	ldr	r3, [pc, #464]	; (8001654 <HAL_RCC_OscConfig+0x474>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a73      	ldr	r2, [pc, #460]	; (8001654 <HAL_RCC_OscConfig+0x474>)
 8001488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800148c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800148e:	f7ff fbc3 	bl	8000c18 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001496:	f7ff fbbf 	bl	8000c18 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e10c      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a8:	4b6a      	ldr	r3, [pc, #424]	; (8001654 <HAL_RCC_OscConfig+0x474>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0f0      	beq.n	8001496 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d106      	bne.n	80014ca <HAL_RCC_OscConfig+0x2ea>
 80014bc:	4b64      	ldr	r3, [pc, #400]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c0:	4a63      	ldr	r2, [pc, #396]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	6713      	str	r3, [r2, #112]	; 0x70
 80014c8:	e01c      	b.n	8001504 <HAL_RCC_OscConfig+0x324>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	2b05      	cmp	r3, #5
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x30c>
 80014d2:	4b5f      	ldr	r3, [pc, #380]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d6:	4a5e      	ldr	r2, [pc, #376]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6713      	str	r3, [r2, #112]	; 0x70
 80014de:	4b5c      	ldr	r3, [pc, #368]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e2:	4a5b      	ldr	r2, [pc, #364]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6713      	str	r3, [r2, #112]	; 0x70
 80014ea:	e00b      	b.n	8001504 <HAL_RCC_OscConfig+0x324>
 80014ec:	4b58      	ldr	r3, [pc, #352]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f0:	4a57      	ldr	r2, [pc, #348]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f023 0301 	bic.w	r3, r3, #1
 80014f6:	6713      	str	r3, [r2, #112]	; 0x70
 80014f8:	4b55      	ldr	r3, [pc, #340]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fc:	4a54      	ldr	r2, [pc, #336]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80014fe:	f023 0304 	bic.w	r3, r3, #4
 8001502:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d015      	beq.n	8001538 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800150c:	f7ff fb84 	bl	8000c18 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001512:	e00a      	b.n	800152a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f7ff fb80 	bl	8000c18 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001522:	4293      	cmp	r3, r2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e0cb      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152a:	4b49      	ldr	r3, [pc, #292]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800152c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0ee      	beq.n	8001514 <HAL_RCC_OscConfig+0x334>
 8001536:	e014      	b.n	8001562 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001538:	f7ff fb6e 	bl	8000c18 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800153e:	e00a      	b.n	8001556 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001540:	f7ff fb6a 	bl	8000c18 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	; 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e0b5      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001556:	4b3e      	ldr	r3, [pc, #248]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1ee      	bne.n	8001540 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d105      	bne.n	8001574 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001568:	4b39      	ldr	r3, [pc, #228]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	4a38      	ldr	r2, [pc, #224]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800156e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001572:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 80a1 	beq.w	80016c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800157e:	4b34      	ldr	r3, [pc, #208]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	2b08      	cmp	r3, #8
 8001588:	d05c      	beq.n	8001644 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	2b02      	cmp	r3, #2
 8001590:	d141      	bne.n	8001616 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b31      	ldr	r3, [pc, #196]	; (8001658 <HAL_RCC_OscConfig+0x478>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fb3e 	bl	8000c18 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fb3a 	bl	8000c18 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e087      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b2:	4b27      	ldr	r3, [pc, #156]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69da      	ldr	r2, [r3, #28]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	431a      	orrs	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	019b      	lsls	r3, r3, #6
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d4:	085b      	lsrs	r3, r3, #1
 80015d6:	3b01      	subs	r3, #1
 80015d8:	041b      	lsls	r3, r3, #16
 80015da:	431a      	orrs	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e0:	061b      	lsls	r3, r3, #24
 80015e2:	491b      	ldr	r1, [pc, #108]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015e8:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <HAL_RCC_OscConfig+0x478>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff fb13 	bl	8000c18 <HAL_GetTick>
 80015f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015f6:	f7ff fb0f 	bl	8000c18 <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e05c      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001608:	4b11      	ldr	r3, [pc, #68]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d0f0      	beq.n	80015f6 <HAL_RCC_OscConfig+0x416>
 8001614:	e054      	b.n	80016c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001616:	4b10      	ldr	r3, [pc, #64]	; (8001658 <HAL_RCC_OscConfig+0x478>)
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fafc 	bl	8000c18 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001624:	f7ff faf8 	bl	8000c18 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e045      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <HAL_RCC_OscConfig+0x470>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f0      	bne.n	8001624 <HAL_RCC_OscConfig+0x444>
 8001642:	e03d      	b.n	80016c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d107      	bne.n	800165c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e038      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
 8001650:	40023800 	.word	0x40023800
 8001654:	40007000 	.word	0x40007000
 8001658:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_RCC_OscConfig+0x4ec>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d028      	beq.n	80016bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001674:	429a      	cmp	r2, r3
 8001676:	d121      	bne.n	80016bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001682:	429a      	cmp	r2, r3
 8001684:	d11a      	bne.n	80016bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800168c:	4013      	ands	r3, r2
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001692:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001694:	4293      	cmp	r3, r2
 8001696:	d111      	bne.n	80016bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	085b      	lsrs	r3, r3, #1
 80016a4:	3b01      	subs	r3, #1
 80016a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d107      	bne.n	80016bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d001      	beq.n	80016c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40023800 	.word	0x40023800

080016d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d101      	bne.n	80016e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e0cc      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016e4:	4b68      	ldr	r3, [pc, #416]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d90c      	bls.n	800170c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f2:	4b65      	ldr	r3, [pc, #404]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fa:	4b63      	ldr	r3, [pc, #396]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d001      	beq.n	800170c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0b8      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d020      	beq.n	800175a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d005      	beq.n	8001730 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001724:	4b59      	ldr	r3, [pc, #356]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	4a58      	ldr	r2, [pc, #352]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800172e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0308 	and.w	r3, r3, #8
 8001738:	2b00      	cmp	r3, #0
 800173a:	d005      	beq.n	8001748 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800173c:	4b53      	ldr	r3, [pc, #332]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	4a52      	ldr	r2, [pc, #328]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001746:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001748:	4b50      	ldr	r3, [pc, #320]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	494d      	ldr	r1, [pc, #308]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	d044      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d107      	bne.n	800177e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800176e:	4b47      	ldr	r3, [pc, #284]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d119      	bne.n	80017ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e07f      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b02      	cmp	r3, #2
 8001784:	d003      	beq.n	800178e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800178a:	2b03      	cmp	r3, #3
 800178c:	d107      	bne.n	800179e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800178e:	4b3f      	ldr	r3, [pc, #252]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e06f      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800179e:	4b3b      	ldr	r3, [pc, #236]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e067      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ae:	4b37      	ldr	r3, [pc, #220]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f023 0203 	bic.w	r2, r3, #3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4934      	ldr	r1, [pc, #208]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017c0:	f7ff fa2a 	bl	8000c18 <HAL_GetTick>
 80017c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c6:	e00a      	b.n	80017de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017c8:	f7ff fa26 	bl	8000c18 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e04f      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017de:	4b2b      	ldr	r3, [pc, #172]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 020c 	and.w	r2, r3, #12
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d1eb      	bne.n	80017c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017f0:	4b25      	ldr	r3, [pc, #148]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d20c      	bcs.n	8001818 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017fe:	4b22      	ldr	r3, [pc, #136]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001806:	4b20      	ldr	r3, [pc, #128]	; (8001888 <HAL_RCC_ClockConfig+0x1b8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e032      	b.n	800187e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d008      	beq.n	8001836 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4916      	ldr	r1, [pc, #88]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	4313      	orrs	r3, r2
 8001834:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	2b00      	cmp	r3, #0
 8001840:	d009      	beq.n	8001856 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001842:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	490e      	ldr	r1, [pc, #56]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	4313      	orrs	r3, r2
 8001854:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001856:	f000 f821 	bl	800189c <HAL_RCC_GetSysClockFreq>
 800185a:	4602      	mov	r2, r0
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	f003 030f 	and.w	r3, r3, #15
 8001866:	490a      	ldr	r1, [pc, #40]	; (8001890 <HAL_RCC_ClockConfig+0x1c0>)
 8001868:	5ccb      	ldrb	r3, [r1, r3]
 800186a:	fa22 f303 	lsr.w	r3, r2, r3
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_RCC_ClockConfig+0x1c8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff f98a 	bl	8000b90 <HAL_InitTick>

  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40023c00 	.word	0x40023c00
 800188c:	40023800 	.word	0x40023800
 8001890:	08003488 	.word	0x08003488
 8001894:	20000000 	.word	0x20000000
 8001898:	20000004 	.word	0x20000004

0800189c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800189c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018a0:	b094      	sub	sp, #80	; 0x50
 80018a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	647b      	str	r3, [r7, #68]	; 0x44
 80018a8:	2300      	movs	r3, #0
 80018aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018ac:	2300      	movs	r3, #0
 80018ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018b4:	4b79      	ldr	r3, [pc, #484]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 030c 	and.w	r3, r3, #12
 80018bc:	2b08      	cmp	r3, #8
 80018be:	d00d      	beq.n	80018dc <HAL_RCC_GetSysClockFreq+0x40>
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	f200 80e1 	bhi.w	8001a88 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d002      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x34>
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d003      	beq.n	80018d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80018ce:	e0db      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018d0:	4b73      	ldr	r3, [pc, #460]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x204>)
 80018d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80018d4:	e0db      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018d6:	4b73      	ldr	r3, [pc, #460]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x208>)
 80018d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018da:	e0d8      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018dc:	4b6f      	ldr	r3, [pc, #444]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018e6:	4b6d      	ldr	r3, [pc, #436]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d063      	beq.n	80019ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f2:	4b6a      	ldr	r3, [pc, #424]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	099b      	lsrs	r3, r3, #6
 80018f8:	2200      	movs	r2, #0
 80018fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80018fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001904:	633b      	str	r3, [r7, #48]	; 0x30
 8001906:	2300      	movs	r3, #0
 8001908:	637b      	str	r3, [r7, #52]	; 0x34
 800190a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800190e:	4622      	mov	r2, r4
 8001910:	462b      	mov	r3, r5
 8001912:	f04f 0000 	mov.w	r0, #0
 8001916:	f04f 0100 	mov.w	r1, #0
 800191a:	0159      	lsls	r1, r3, #5
 800191c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001920:	0150      	lsls	r0, r2, #5
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4621      	mov	r1, r4
 8001928:	1a51      	subs	r1, r2, r1
 800192a:	6139      	str	r1, [r7, #16]
 800192c:	4629      	mov	r1, r5
 800192e:	eb63 0301 	sbc.w	r3, r3, r1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001940:	4659      	mov	r1, fp
 8001942:	018b      	lsls	r3, r1, #6
 8001944:	4651      	mov	r1, sl
 8001946:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800194a:	4651      	mov	r1, sl
 800194c:	018a      	lsls	r2, r1, #6
 800194e:	4651      	mov	r1, sl
 8001950:	ebb2 0801 	subs.w	r8, r2, r1
 8001954:	4659      	mov	r1, fp
 8001956:	eb63 0901 	sbc.w	r9, r3, r1
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001966:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800196a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800196e:	4690      	mov	r8, r2
 8001970:	4699      	mov	r9, r3
 8001972:	4623      	mov	r3, r4
 8001974:	eb18 0303 	adds.w	r3, r8, r3
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	462b      	mov	r3, r5
 800197c:	eb49 0303 	adc.w	r3, r9, r3
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800198e:	4629      	mov	r1, r5
 8001990:	024b      	lsls	r3, r1, #9
 8001992:	4621      	mov	r1, r4
 8001994:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001998:	4621      	mov	r1, r4
 800199a:	024a      	lsls	r2, r1, #9
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019a2:	2200      	movs	r2, #0
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019ac:	f7fe fc70 	bl	8000290 <__aeabi_uldivmod>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4613      	mov	r3, r2
 80019b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019b8:	e058      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ba:	4b38      	ldr	r3, [pc, #224]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	099b      	lsrs	r3, r3, #6
 80019c0:	2200      	movs	r2, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	4611      	mov	r1, r2
 80019c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019ca:	623b      	str	r3, [r7, #32]
 80019cc:	2300      	movs	r3, #0
 80019ce:	627b      	str	r3, [r7, #36]	; 0x24
 80019d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019d4:	4642      	mov	r2, r8
 80019d6:	464b      	mov	r3, r9
 80019d8:	f04f 0000 	mov.w	r0, #0
 80019dc:	f04f 0100 	mov.w	r1, #0
 80019e0:	0159      	lsls	r1, r3, #5
 80019e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019e6:	0150      	lsls	r0, r2, #5
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4641      	mov	r1, r8
 80019ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80019f2:	4649      	mov	r1, r9
 80019f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80019f8:	f04f 0200 	mov.w	r2, #0
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a0c:	ebb2 040a 	subs.w	r4, r2, sl
 8001a10:	eb63 050b 	sbc.w	r5, r3, fp
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	00eb      	lsls	r3, r5, #3
 8001a1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a22:	00e2      	lsls	r2, r4, #3
 8001a24:	4614      	mov	r4, r2
 8001a26:	461d      	mov	r5, r3
 8001a28:	4643      	mov	r3, r8
 8001a2a:	18e3      	adds	r3, r4, r3
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	464b      	mov	r3, r9
 8001a30:	eb45 0303 	adc.w	r3, r5, r3
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a42:	4629      	mov	r1, r5
 8001a44:	028b      	lsls	r3, r1, #10
 8001a46:	4621      	mov	r1, r4
 8001a48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	028a      	lsls	r2, r1, #10
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a56:	2200      	movs	r2, #0
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	61fa      	str	r2, [r7, #28]
 8001a5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a60:	f7fe fc16 	bl	8000290 <__aeabi_uldivmod>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4613      	mov	r3, r2
 8001a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	0c1b      	lsrs	r3, r3, #16
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	3301      	adds	r3, #1
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001a7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a86:	e002      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3750      	adds	r7, #80	; 0x50
 8001a94:	46bd      	mov	sp, r7
 8001a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	00f42400 	.word	0x00f42400
 8001aa4:	007a1200 	.word	0x007a1200

08001aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_RCC_GetHCLKFreq+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000000 	.word	0x20000000

08001ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ac4:	f7ff fff0 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	0a9b      	lsrs	r3, r3, #10
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	4903      	ldr	r1, [pc, #12]	; (8001ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ad6:	5ccb      	ldrb	r3, [r1, r3]
 8001ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	08003498 	.word	0x08003498

08001ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001aec:	f7ff ffdc 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001af0:	4602      	mov	r2, r0
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	0b5b      	lsrs	r3, r3, #13
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	4903      	ldr	r1, [pc, #12]	; (8001b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001afe:	5ccb      	ldrb	r3, [r1, r3]
 8001b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	08003498 	.word	0x08003498

08001b10 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d105      	bne.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d038      	beq.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001b38:	4b68      	ldr	r3, [pc, #416]	; (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b3e:	f7ff f86b 	bl	8000c18 <HAL_GetTick>
 8001b42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b44:	e008      	b.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b46:	f7ff f867 	bl	8000c18 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0bd      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b58:	4b61      	ldr	r3, [pc, #388]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f0      	bne.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	019b      	lsls	r3, r3, #6
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	071b      	lsls	r3, r3, #28
 8001b76:	495a      	ldr	r1, [pc, #360]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b7e:	4b57      	ldr	r3, [pc, #348]	; (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b84:	f7ff f848 	bl	8000c18 <HAL_GetTick>
 8001b88:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b8c:	f7ff f844 	bl	8000c18 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e09a      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b9e:	4b50      	ldr	r3, [pc, #320]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8083 	beq.w	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	4b48      	ldr	r3, [pc, #288]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	4a47      	ldr	r2, [pc, #284]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc8:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001bd4:	4b43      	ldr	r3, [pc, #268]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a42      	ldr	r2, [pc, #264]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bde:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001be0:	f7ff f81a 	bl	8000c18 <HAL_GetTick>
 8001be4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001be8:	f7ff f816 	bl	8000c18 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e06c      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001bfa:	4b3a      	ldr	r3, [pc, #232]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c06:	4b36      	ldr	r3, [pc, #216]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c0e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d02f      	beq.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d028      	beq.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c24:	4b2e      	ldr	r3, [pc, #184]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c2c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c34:	4b2c      	ldr	r3, [pc, #176]	; (8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001c3a:	4a29      	ldr	r2, [pc, #164]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c40:	4b27      	ldr	r3, [pc, #156]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d114      	bne.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7fe ffe4 	bl	8000c18 <HAL_GetTick>
 8001c50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c52:	e00a      	b.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c54:	f7fe ffe0 	bl	8000c18 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e034      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0ee      	beq.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c82:	d10d      	bne.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001c84:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c98:	4911      	ldr	r1, [pc, #68]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	608b      	str	r3, [r1, #8]
 8001c9e:	e005      	b.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ca6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001caa:	6093      	str	r3, [r2, #8]
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cb8:	4909      	ldr	r1, [pc, #36]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7d1a      	ldrb	r2, [r3, #20]
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001cd0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	42470068 	.word	0x42470068
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40007000 	.word	0x40007000
 8001ce8:	42470e40 	.word	0x42470e40
 8001cec:	424711e0 	.word	0x424711e0

08001cf0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e066      	b.n	8001dd4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7f5b      	ldrb	r3, [r3, #29]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d105      	bne.n	8001d1c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7fe fe78 	bl	8000a0c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	22ca      	movs	r2, #202	; 0xca
 8001d28:	625a      	str	r2, [r3, #36]	; 0x24
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2253      	movs	r2, #83	; 0x53
 8001d30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 fa45 	bl	80021c2 <RTC_EnterInitMode>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d12c      	bne.n	8001d9c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d54:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6899      	ldr	r1, [r3, #8]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	68d2      	ldr	r2, [r2, #12]
 8001d7c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6919      	ldr	r1, [r3, #16]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	041a      	lsls	r2, r3, #16
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 fa4c 	bl	8002230 <RTC_ExitInitMode>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d113      	bne.n	8001dca <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001db0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699a      	ldr	r2, [r3, #24]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	22ff      	movs	r2, #255	; 0xff
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b087      	sub	sp, #28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	7f1b      	ldrb	r3, [r3, #28]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d101      	bne.n	8001df8 <HAL_RTC_SetTime+0x1c>
 8001df4:	2302      	movs	r3, #2
 8001df6:	e087      	b.n	8001f08 <HAL_RTC_SetTime+0x12c>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2202      	movs	r2, #2
 8001e02:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d126      	bne.n	8001e58 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 fa29 	bl	800227a <RTC_ByteToBcd2>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	785b      	ldrb	r3, [r3, #1]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 fa22 	bl	800227a <RTC_ByteToBcd2>
 8001e36:	4603      	mov	r3, r0
 8001e38:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e3a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	789b      	ldrb	r3, [r3, #2]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 fa1a 	bl	800227a <RTC_ByteToBcd2>
 8001e46:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e48:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	78db      	ldrb	r3, [r3, #3]
 8001e50:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e52:	4313      	orrs	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e018      	b.n	8001e8a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d102      	bne.n	8001e6c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	785b      	ldrb	r3, [r3, #1]
 8001e76:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e78:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e7e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	78db      	ldrb	r3, [r3, #3]
 8001e84:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e86:	4313      	orrs	r3, r2
 8001e88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	22ca      	movs	r2, #202	; 0xca
 8001e90:	625a      	str	r2, [r3, #36]	; 0x24
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2253      	movs	r2, #83	; 0x53
 8001e98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 f991 	bl	80021c2 <RTC_EnterInitMode>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001ea4:	7cfb      	ldrb	r3, [r7, #19]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d120      	bne.n	8001eec <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001eb4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001eb8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ec8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6899      	ldr	r1, [r3, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	68da      	ldr	r2, [r3, #12]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 f9a4 	bl	8002230 <RTC_ExitInitMode>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001eec:	7cfb      	ldrb	r3, [r7, #19]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d102      	bne.n	8001ef8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	22ff      	movs	r2, #255	; 0xff
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2200      	movs	r2, #0
 8001f04:	771a      	strb	r2, [r3, #28]

  return status;
 8001f06:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	371c      	adds	r7, #28
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd90      	pop	{r4, r7, pc}

08001f10 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001f42:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001f46:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	0c1b      	lsrs	r3, r3, #16
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	0d9b      	lsrs	r3, r3, #22
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d11a      	bne.n	8001fc2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f000 f98f 	bl	80022b4 <RTC_Bcd2ToByte>
 8001f96:	4603      	mov	r3, r0
 8001f98:	461a      	mov	r2, r3
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	785b      	ldrb	r3, [r3, #1]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f986 	bl	80022b4 <RTC_Bcd2ToByte>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	461a      	mov	r2, r3
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	789b      	ldrb	r3, [r3, #2]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f000 f97d 	bl	80022b4 <RTC_Bcd2ToByte>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	7f1b      	ldrb	r3, [r3, #28]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RTC_SetDate+0x1c>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e071      	b.n	80020cc <HAL_RTC_SetDate+0x100>
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2201      	movs	r2, #1
 8001fec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10e      	bne.n	8002018 <HAL_RTC_SetDate+0x4c>
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	785b      	ldrb	r3, [r3, #1]
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	2b00      	cmp	r3, #0
 8002004:	d008      	beq.n	8002018 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	785b      	ldrb	r3, [r3, #1]
 800200a:	f023 0310 	bic.w	r3, r3, #16
 800200e:	b2db      	uxtb	r3, r3
 8002010:	330a      	adds	r3, #10
 8002012:	b2da      	uxtb	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d11c      	bne.n	8002058 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	78db      	ldrb	r3, [r3, #3]
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f929 	bl	800227a <RTC_ByteToBcd2>
 8002028:	4603      	mov	r3, r0
 800202a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	785b      	ldrb	r3, [r3, #1]
 8002030:	4618      	mov	r0, r3
 8002032:	f000 f922 	bl	800227a <RTC_ByteToBcd2>
 8002036:	4603      	mov	r3, r0
 8002038:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800203a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	789b      	ldrb	r3, [r3, #2]
 8002040:	4618      	mov	r0, r3
 8002042:	f000 f91a 	bl	800227a <RTC_ByteToBcd2>
 8002046:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002048:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002052:	4313      	orrs	r3, r2
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	e00e      	b.n	8002076 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	78db      	ldrb	r3, [r3, #3]
 800205c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	785b      	ldrb	r3, [r3, #1]
 8002062:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002064:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800206a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002072:	4313      	orrs	r3, r2
 8002074:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	22ca      	movs	r2, #202	; 0xca
 800207c:	625a      	str	r2, [r3, #36]	; 0x24
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2253      	movs	r2, #83	; 0x53
 8002084:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f000 f89b 	bl	80021c2 <RTC_EnterInitMode>
 800208c:	4603      	mov	r3, r0
 800208e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002090:	7cfb      	ldrb	r3, [r7, #19]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10c      	bne.n	80020b0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80020a4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f000 f8c2 	bl	8002230 <RTC_ExitInitMode>
 80020ac:	4603      	mov	r3, r0
 80020ae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80020b0:	7cfb      	ldrb	r3, [r7, #19]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d102      	bne.n	80020bc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2201      	movs	r2, #1
 80020ba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	22ff      	movs	r2, #255	; 0xff
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	771a      	strb	r2, [r3, #28]

  return status;
 80020ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}

080020d4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020ee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80020f2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	0c1b      	lsrs	r3, r3, #16
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f003 031f 	and.w	r3, r3, #31
 8002108:	b2da      	uxtb	r2, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002116:	b2da      	uxtb	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	0b5b      	lsrs	r3, r3, #13
 8002120:	b2db      	uxtb	r3, r3
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	b2da      	uxtb	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d11a      	bne.n	8002168 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	78db      	ldrb	r3, [r3, #3]
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f8bc 	bl	80022b4 <RTC_Bcd2ToByte>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	785b      	ldrb	r3, [r3, #1]
 8002148:	4618      	mov	r0, r3
 800214a:	f000 f8b3 	bl	80022b4 <RTC_Bcd2ToByte>
 800214e:	4603      	mov	r3, r0
 8002150:	461a      	mov	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	789b      	ldrb	r3, [r3, #2]
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f8aa 	bl	80022b4 <RTC_Bcd2ToByte>
 8002160:	4603      	mov	r3, r0
 8002162:	461a      	mov	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b084      	sub	sp, #16
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68da      	ldr	r2, [r3, #12]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800218c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800218e:	f7fe fd43 	bl	8000c18 <HAL_GetTick>
 8002192:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002194:	e009      	b.n	80021aa <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002196:	f7fe fd3f 	bl	8000c18 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021a4:	d901      	bls.n	80021aa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e007      	b.n	80021ba <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	f003 0320 	and.w	r3, r3, #32
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ee      	beq.n	8002196 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b084      	sub	sp, #16
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d122      	bne.n	8002226 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68da      	ldr	r2, [r3, #12]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021ee:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021f0:	f7fe fd12 	bl	8000c18 <HAL_GetTick>
 80021f4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021f6:	e00c      	b.n	8002212 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021f8:	f7fe fd0e 	bl	8000c18 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002206:	d904      	bls.n	8002212 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2204      	movs	r2, #4
 800220c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <RTC_EnterInitMode+0x64>
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d1e8      	bne.n	80021f8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800224a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 0320 	and.w	r3, r3, #32
 8002256:	2b00      	cmp	r3, #0
 8002258:	d10a      	bne.n	8002270 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff ff89 	bl	8002172 <HAL_RTC_WaitForSynchro>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d004      	beq.n	8002270 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2204      	movs	r2, #4
 800226a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002270:	7bfb      	ldrb	r3, [r7, #15]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800227a:	b480      	push	{r7}
 800227c:	b085      	sub	sp, #20
 800227e:	af00      	add	r7, sp, #0
 8002280:	4603      	mov	r3, r0
 8002282:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8002284:	2300      	movs	r3, #0
 8002286:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8002288:	e005      	b.n	8002296 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	3301      	adds	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	3b0a      	subs	r3, #10
 8002294:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	2b09      	cmp	r3, #9
 800229a:	d8f6      	bhi.n	800228a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	b2db      	uxtb	r3, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80022be:	2300      	movs	r3, #0
 80022c0:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	091b      	lsrs	r3, r3, #4
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	0092      	lsls	r2, r2, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f003 030f 	and.w	r3, r3, #15
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	4413      	add	r3, r2
 80022de:	b2db      	uxtb	r3, r3
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e03f      	b.n	800237e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d106      	bne.n	8002318 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7fe fb32 	bl	800097c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2224      	movs	r2, #36	; 0x24
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800232e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f929 	bl	8002588 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	691a      	ldr	r2, [r3, #16]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002344:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695a      	ldr	r2, [r3, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002354:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68da      	ldr	r2, [r3, #12]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002364:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2220      	movs	r2, #32
 8002378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b08a      	sub	sp, #40	; 0x28
 800238a:	af02      	add	r7, sp, #8
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	603b      	str	r3, [r7, #0]
 8002392:	4613      	mov	r3, r2
 8002394:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b20      	cmp	r3, #32
 80023a4:	d17c      	bne.n	80024a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d002      	beq.n	80023b2 <HAL_UART_Transmit+0x2c>
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e075      	b.n	80024a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d101      	bne.n	80023c4 <HAL_UART_Transmit+0x3e>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e06e      	b.n	80024a2 <HAL_UART_Transmit+0x11c>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2221      	movs	r2, #33	; 0x21
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023da:	f7fe fc1d 	bl	8000c18 <HAL_GetTick>
 80023de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	88fa      	ldrh	r2, [r7, #6]
 80023e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	88fa      	ldrh	r2, [r7, #6]
 80023ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f4:	d108      	bne.n	8002408 <HAL_UART_Transmit+0x82>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d104      	bne.n	8002408 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	61bb      	str	r3, [r7, #24]
 8002406:	e003      	b.n	8002410 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800240c:	2300      	movs	r3, #0
 800240e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002418:	e02a      	b.n	8002470 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	2200      	movs	r2, #0
 8002422:	2180      	movs	r1, #128	; 0x80
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f840 	bl	80024aa <UART_WaitOnFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e036      	b.n	80024a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10b      	bne.n	8002452 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	461a      	mov	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002448:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	3302      	adds	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	e007      	b.n	8002462 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	781a      	ldrb	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	3301      	adds	r3, #1
 8002460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002466:	b29b      	uxth	r3, r3
 8002468:	3b01      	subs	r3, #1
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002474:	b29b      	uxth	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1cf      	bne.n	800241a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2200      	movs	r2, #0
 8002482:	2140      	movs	r1, #64	; 0x40
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 f810 	bl	80024aa <UART_WaitOnFlagUntilTimeout>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e006      	b.n	80024a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2220      	movs	r2, #32
 8002498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	e000      	b.n	80024a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80024a0:	2302      	movs	r3, #2
  }
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3720      	adds	r7, #32
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b090      	sub	sp, #64	; 0x40
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	603b      	str	r3, [r7, #0]
 80024b6:	4613      	mov	r3, r2
 80024b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ba:	e050      	b.n	800255e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c2:	d04c      	beq.n	800255e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80024c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d007      	beq.n	80024da <UART_WaitOnFlagUntilTimeout+0x30>
 80024ca:	f7fe fba5 	bl	8000c18 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d241      	bcs.n	800255e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	330c      	adds	r3, #12
 80024e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e4:	e853 3f00 	ldrex	r3, [r3]
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	330c      	adds	r3, #12
 80024f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024fa:	637a      	str	r2, [r7, #52]	; 0x34
 80024fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002500:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002502:	e841 2300 	strex	r3, r2, [r1]
 8002506:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1e5      	bne.n	80024da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	3314      	adds	r3, #20
 8002514:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	e853 3f00 	ldrex	r3, [r3]
 800251c:	613b      	str	r3, [r7, #16]
   return(result);
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	f023 0301 	bic.w	r3, r3, #1
 8002524:	63bb      	str	r3, [r7, #56]	; 0x38
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	3314      	adds	r3, #20
 800252c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800252e:	623a      	str	r2, [r7, #32]
 8002530:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002532:	69f9      	ldr	r1, [r7, #28]
 8002534:	6a3a      	ldr	r2, [r7, #32]
 8002536:	e841 2300 	strex	r3, r2, [r1]
 800253a:	61bb      	str	r3, [r7, #24]
   return(result);
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1e5      	bne.n	800250e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2220      	movs	r2, #32
 800254e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e00f      	b.n	800257e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	4013      	ands	r3, r2
 8002568:	68ba      	ldr	r2, [r7, #8]
 800256a:	429a      	cmp	r2, r3
 800256c:	bf0c      	ite	eq
 800256e:	2301      	moveq	r3, #1
 8002570:	2300      	movne	r3, #0
 8002572:	b2db      	uxtb	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	429a      	cmp	r2, r3
 800257a:	d09f      	beq.n	80024bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3740      	adds	r7, #64	; 0x40
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002588:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800258c:	b0c0      	sub	sp, #256	; 0x100
 800258e:	af00      	add	r7, sp, #0
 8002590:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a4:	68d9      	ldr	r1, [r3, #12]
 80025a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	ea40 0301 	orr.w	r3, r0, r1
 80025b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80025b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	431a      	orrs	r2, r3
 80025c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	431a      	orrs	r2, r3
 80025c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80025d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80025e0:	f021 010c 	bic.w	r1, r1, #12
 80025e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80025ee:	430b      	orrs	r3, r1
 80025f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80025fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002602:	6999      	ldr	r1, [r3, #24]
 8002604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	ea40 0301 	orr.w	r3, r0, r1
 800260e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b8f      	ldr	r3, [pc, #572]	; (8002854 <UART_SetConfig+0x2cc>)
 8002618:	429a      	cmp	r2, r3
 800261a:	d005      	beq.n	8002628 <UART_SetConfig+0xa0>
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	4b8d      	ldr	r3, [pc, #564]	; (8002858 <UART_SetConfig+0x2d0>)
 8002624:	429a      	cmp	r2, r3
 8002626:	d104      	bne.n	8002632 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002628:	f7ff fa5e 	bl	8001ae8 <HAL_RCC_GetPCLK2Freq>
 800262c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002630:	e003      	b.n	800263a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002632:	f7ff fa45 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002636:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800263a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002644:	f040 810c 	bne.w	8002860 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800264c:	2200      	movs	r2, #0
 800264e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002652:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002656:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800265a:	4622      	mov	r2, r4
 800265c:	462b      	mov	r3, r5
 800265e:	1891      	adds	r1, r2, r2
 8002660:	65b9      	str	r1, [r7, #88]	; 0x58
 8002662:	415b      	adcs	r3, r3
 8002664:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002666:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800266a:	4621      	mov	r1, r4
 800266c:	eb12 0801 	adds.w	r8, r2, r1
 8002670:	4629      	mov	r1, r5
 8002672:	eb43 0901 	adc.w	r9, r3, r1
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800268a:	4690      	mov	r8, r2
 800268c:	4699      	mov	r9, r3
 800268e:	4623      	mov	r3, r4
 8002690:	eb18 0303 	adds.w	r3, r8, r3
 8002694:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002698:	462b      	mov	r3, r5
 800269a:	eb49 0303 	adc.w	r3, r9, r3
 800269e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80026a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80026ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80026b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80026b6:	460b      	mov	r3, r1
 80026b8:	18db      	adds	r3, r3, r3
 80026ba:	653b      	str	r3, [r7, #80]	; 0x50
 80026bc:	4613      	mov	r3, r2
 80026be:	eb42 0303 	adc.w	r3, r2, r3
 80026c2:	657b      	str	r3, [r7, #84]	; 0x54
 80026c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80026c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80026cc:	f7fd fde0 	bl	8000290 <__aeabi_uldivmod>
 80026d0:	4602      	mov	r2, r0
 80026d2:	460b      	mov	r3, r1
 80026d4:	4b61      	ldr	r3, [pc, #388]	; (800285c <UART_SetConfig+0x2d4>)
 80026d6:	fba3 2302 	umull	r2, r3, r3, r2
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	011c      	lsls	r4, r3, #4
 80026de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026e2:	2200      	movs	r2, #0
 80026e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80026ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80026f0:	4642      	mov	r2, r8
 80026f2:	464b      	mov	r3, r9
 80026f4:	1891      	adds	r1, r2, r2
 80026f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80026f8:	415b      	adcs	r3, r3
 80026fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002700:	4641      	mov	r1, r8
 8002702:	eb12 0a01 	adds.w	sl, r2, r1
 8002706:	4649      	mov	r1, r9
 8002708:	eb43 0b01 	adc.w	fp, r3, r1
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	f04f 0300 	mov.w	r3, #0
 8002714:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002718:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800271c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002720:	4692      	mov	sl, r2
 8002722:	469b      	mov	fp, r3
 8002724:	4643      	mov	r3, r8
 8002726:	eb1a 0303 	adds.w	r3, sl, r3
 800272a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800272e:	464b      	mov	r3, r9
 8002730:	eb4b 0303 	adc.w	r3, fp, r3
 8002734:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002744:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002748:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800274c:	460b      	mov	r3, r1
 800274e:	18db      	adds	r3, r3, r3
 8002750:	643b      	str	r3, [r7, #64]	; 0x40
 8002752:	4613      	mov	r3, r2
 8002754:	eb42 0303 	adc.w	r3, r2, r3
 8002758:	647b      	str	r3, [r7, #68]	; 0x44
 800275a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800275e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002762:	f7fd fd95 	bl	8000290 <__aeabi_uldivmod>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4611      	mov	r1, r2
 800276c:	4b3b      	ldr	r3, [pc, #236]	; (800285c <UART_SetConfig+0x2d4>)
 800276e:	fba3 2301 	umull	r2, r3, r3, r1
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2264      	movs	r2, #100	; 0x64
 8002776:	fb02 f303 	mul.w	r3, r2, r3
 800277a:	1acb      	subs	r3, r1, r3
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002782:	4b36      	ldr	r3, [pc, #216]	; (800285c <UART_SetConfig+0x2d4>)
 8002784:	fba3 2302 	umull	r2, r3, r3, r2
 8002788:	095b      	lsrs	r3, r3, #5
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002790:	441c      	add	r4, r3
 8002792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002796:	2200      	movs	r2, #0
 8002798:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800279c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80027a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80027a4:	4642      	mov	r2, r8
 80027a6:	464b      	mov	r3, r9
 80027a8:	1891      	adds	r1, r2, r2
 80027aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80027ac:	415b      	adcs	r3, r3
 80027ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80027b4:	4641      	mov	r1, r8
 80027b6:	1851      	adds	r1, r2, r1
 80027b8:	6339      	str	r1, [r7, #48]	; 0x30
 80027ba:	4649      	mov	r1, r9
 80027bc:	414b      	adcs	r3, r1
 80027be:	637b      	str	r3, [r7, #52]	; 0x34
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	f04f 0300 	mov.w	r3, #0
 80027c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80027cc:	4659      	mov	r1, fp
 80027ce:	00cb      	lsls	r3, r1, #3
 80027d0:	4651      	mov	r1, sl
 80027d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027d6:	4651      	mov	r1, sl
 80027d8:	00ca      	lsls	r2, r1, #3
 80027da:	4610      	mov	r0, r2
 80027dc:	4619      	mov	r1, r3
 80027de:	4603      	mov	r3, r0
 80027e0:	4642      	mov	r2, r8
 80027e2:	189b      	adds	r3, r3, r2
 80027e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027e8:	464b      	mov	r3, r9
 80027ea:	460a      	mov	r2, r1
 80027ec:	eb42 0303 	adc.w	r3, r2, r3
 80027f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80027f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002800:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002804:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002808:	460b      	mov	r3, r1
 800280a:	18db      	adds	r3, r3, r3
 800280c:	62bb      	str	r3, [r7, #40]	; 0x28
 800280e:	4613      	mov	r3, r2
 8002810:	eb42 0303 	adc.w	r3, r2, r3
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002816:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800281a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800281e:	f7fd fd37 	bl	8000290 <__aeabi_uldivmod>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <UART_SetConfig+0x2d4>)
 8002828:	fba3 1302 	umull	r1, r3, r3, r2
 800282c:	095b      	lsrs	r3, r3, #5
 800282e:	2164      	movs	r1, #100	; 0x64
 8002830:	fb01 f303 	mul.w	r3, r1, r3
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	3332      	adds	r3, #50	; 0x32
 800283a:	4a08      	ldr	r2, [pc, #32]	; (800285c <UART_SetConfig+0x2d4>)
 800283c:	fba2 2303 	umull	r2, r3, r2, r3
 8002840:	095b      	lsrs	r3, r3, #5
 8002842:	f003 0207 	and.w	r2, r3, #7
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4422      	add	r2, r4
 800284e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002850:	e105      	b.n	8002a5e <UART_SetConfig+0x4d6>
 8002852:	bf00      	nop
 8002854:	40011000 	.word	0x40011000
 8002858:	40011400 	.word	0x40011400
 800285c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002860:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002864:	2200      	movs	r2, #0
 8002866:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800286a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800286e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002872:	4642      	mov	r2, r8
 8002874:	464b      	mov	r3, r9
 8002876:	1891      	adds	r1, r2, r2
 8002878:	6239      	str	r1, [r7, #32]
 800287a:	415b      	adcs	r3, r3
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
 800287e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002882:	4641      	mov	r1, r8
 8002884:	1854      	adds	r4, r2, r1
 8002886:	4649      	mov	r1, r9
 8002888:	eb43 0501 	adc.w	r5, r3, r1
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	00eb      	lsls	r3, r5, #3
 8002896:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800289a:	00e2      	lsls	r2, r4, #3
 800289c:	4614      	mov	r4, r2
 800289e:	461d      	mov	r5, r3
 80028a0:	4643      	mov	r3, r8
 80028a2:	18e3      	adds	r3, r4, r3
 80028a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80028a8:	464b      	mov	r3, r9
 80028aa:	eb45 0303 	adc.w	r3, r5, r3
 80028ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80028be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80028ce:	4629      	mov	r1, r5
 80028d0:	008b      	lsls	r3, r1, #2
 80028d2:	4621      	mov	r1, r4
 80028d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028d8:	4621      	mov	r1, r4
 80028da:	008a      	lsls	r2, r1, #2
 80028dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80028e0:	f7fd fcd6 	bl	8000290 <__aeabi_uldivmod>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4b60      	ldr	r3, [pc, #384]	; (8002a6c <UART_SetConfig+0x4e4>)
 80028ea:	fba3 2302 	umull	r2, r3, r3, r2
 80028ee:	095b      	lsrs	r3, r3, #5
 80028f0:	011c      	lsls	r4, r3, #4
 80028f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80028fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002900:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002904:	4642      	mov	r2, r8
 8002906:	464b      	mov	r3, r9
 8002908:	1891      	adds	r1, r2, r2
 800290a:	61b9      	str	r1, [r7, #24]
 800290c:	415b      	adcs	r3, r3
 800290e:	61fb      	str	r3, [r7, #28]
 8002910:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002914:	4641      	mov	r1, r8
 8002916:	1851      	adds	r1, r2, r1
 8002918:	6139      	str	r1, [r7, #16]
 800291a:	4649      	mov	r1, r9
 800291c:	414b      	adcs	r3, r1
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800292c:	4659      	mov	r1, fp
 800292e:	00cb      	lsls	r3, r1, #3
 8002930:	4651      	mov	r1, sl
 8002932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002936:	4651      	mov	r1, sl
 8002938:	00ca      	lsls	r2, r1, #3
 800293a:	4610      	mov	r0, r2
 800293c:	4619      	mov	r1, r3
 800293e:	4603      	mov	r3, r0
 8002940:	4642      	mov	r2, r8
 8002942:	189b      	adds	r3, r3, r2
 8002944:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002948:	464b      	mov	r3, r9
 800294a:	460a      	mov	r2, r1
 800294c:	eb42 0303 	adc.w	r3, r2, r3
 8002950:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	67bb      	str	r3, [r7, #120]	; 0x78
 800295e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800296c:	4649      	mov	r1, r9
 800296e:	008b      	lsls	r3, r1, #2
 8002970:	4641      	mov	r1, r8
 8002972:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002976:	4641      	mov	r1, r8
 8002978:	008a      	lsls	r2, r1, #2
 800297a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800297e:	f7fd fc87 	bl	8000290 <__aeabi_uldivmod>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4b39      	ldr	r3, [pc, #228]	; (8002a6c <UART_SetConfig+0x4e4>)
 8002988:	fba3 1302 	umull	r1, r3, r3, r2
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	2164      	movs	r1, #100	; 0x64
 8002990:	fb01 f303 	mul.w	r3, r1, r3
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	3332      	adds	r3, #50	; 0x32
 800299a:	4a34      	ldr	r2, [pc, #208]	; (8002a6c <UART_SetConfig+0x4e4>)
 800299c:	fba2 2303 	umull	r2, r3, r2, r3
 80029a0:	095b      	lsrs	r3, r3, #5
 80029a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029a6:	441c      	add	r4, r3
 80029a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029ac:	2200      	movs	r2, #0
 80029ae:	673b      	str	r3, [r7, #112]	; 0x70
 80029b0:	677a      	str	r2, [r7, #116]	; 0x74
 80029b2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80029b6:	4642      	mov	r2, r8
 80029b8:	464b      	mov	r3, r9
 80029ba:	1891      	adds	r1, r2, r2
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	415b      	adcs	r3, r3
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029c6:	4641      	mov	r1, r8
 80029c8:	1851      	adds	r1, r2, r1
 80029ca:	6039      	str	r1, [r7, #0]
 80029cc:	4649      	mov	r1, r9
 80029ce:	414b      	adcs	r3, r1
 80029d0:	607b      	str	r3, [r7, #4]
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	f04f 0300 	mov.w	r3, #0
 80029da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80029de:	4659      	mov	r1, fp
 80029e0:	00cb      	lsls	r3, r1, #3
 80029e2:	4651      	mov	r1, sl
 80029e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029e8:	4651      	mov	r1, sl
 80029ea:	00ca      	lsls	r2, r1, #3
 80029ec:	4610      	mov	r0, r2
 80029ee:	4619      	mov	r1, r3
 80029f0:	4603      	mov	r3, r0
 80029f2:	4642      	mov	r2, r8
 80029f4:	189b      	adds	r3, r3, r2
 80029f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80029f8:	464b      	mov	r3, r9
 80029fa:	460a      	mov	r2, r1
 80029fc:	eb42 0303 	adc.w	r3, r2, r3
 8002a00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	663b      	str	r3, [r7, #96]	; 0x60
 8002a0c:	667a      	str	r2, [r7, #100]	; 0x64
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	f04f 0300 	mov.w	r3, #0
 8002a16:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002a1a:	4649      	mov	r1, r9
 8002a1c:	008b      	lsls	r3, r1, #2
 8002a1e:	4641      	mov	r1, r8
 8002a20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a24:	4641      	mov	r1, r8
 8002a26:	008a      	lsls	r2, r1, #2
 8002a28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002a2c:	f7fd fc30 	bl	8000290 <__aeabi_uldivmod>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4b0d      	ldr	r3, [pc, #52]	; (8002a6c <UART_SetConfig+0x4e4>)
 8002a36:	fba3 1302 	umull	r1, r3, r3, r2
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	2164      	movs	r1, #100	; 0x64
 8002a3e:	fb01 f303 	mul.w	r3, r1, r3
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	3332      	adds	r3, #50	; 0x32
 8002a48:	4a08      	ldr	r2, [pc, #32]	; (8002a6c <UART_SetConfig+0x4e4>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	095b      	lsrs	r3, r3, #5
 8002a50:	f003 020f 	and.w	r2, r3, #15
 8002a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4422      	add	r2, r4
 8002a5c:	609a      	str	r2, [r3, #8]
}
 8002a5e:	bf00      	nop
 8002a60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002a64:	46bd      	mov	sp, r7
 8002a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a6a:	bf00      	nop
 8002a6c:	51eb851f 	.word	0x51eb851f

08002a70 <__errno>:
 8002a70:	4b01      	ldr	r3, [pc, #4]	; (8002a78 <__errno+0x8>)
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	2000000c 	.word	0x2000000c

08002a7c <__libc_init_array>:
 8002a7c:	b570      	push	{r4, r5, r6, lr}
 8002a7e:	4d0d      	ldr	r5, [pc, #52]	; (8002ab4 <__libc_init_array+0x38>)
 8002a80:	4c0d      	ldr	r4, [pc, #52]	; (8002ab8 <__libc_init_array+0x3c>)
 8002a82:	1b64      	subs	r4, r4, r5
 8002a84:	10a4      	asrs	r4, r4, #2
 8002a86:	2600      	movs	r6, #0
 8002a88:	42a6      	cmp	r6, r4
 8002a8a:	d109      	bne.n	8002aa0 <__libc_init_array+0x24>
 8002a8c:	4d0b      	ldr	r5, [pc, #44]	; (8002abc <__libc_init_array+0x40>)
 8002a8e:	4c0c      	ldr	r4, [pc, #48]	; (8002ac0 <__libc_init_array+0x44>)
 8002a90:	f000 fc86 	bl	80033a0 <_init>
 8002a94:	1b64      	subs	r4, r4, r5
 8002a96:	10a4      	asrs	r4, r4, #2
 8002a98:	2600      	movs	r6, #0
 8002a9a:	42a6      	cmp	r6, r4
 8002a9c:	d105      	bne.n	8002aaa <__libc_init_array+0x2e>
 8002a9e:	bd70      	pop	{r4, r5, r6, pc}
 8002aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa4:	4798      	blx	r3
 8002aa6:	3601      	adds	r6, #1
 8002aa8:	e7ee      	b.n	8002a88 <__libc_init_array+0xc>
 8002aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aae:	4798      	blx	r3
 8002ab0:	3601      	adds	r6, #1
 8002ab2:	e7f2      	b.n	8002a9a <__libc_init_array+0x1e>
 8002ab4:	080034dc 	.word	0x080034dc
 8002ab8:	080034dc 	.word	0x080034dc
 8002abc:	080034dc 	.word	0x080034dc
 8002ac0:	080034e0 	.word	0x080034e0

08002ac4 <_vsiprintf_r>:
 8002ac4:	b500      	push	{lr}
 8002ac6:	b09b      	sub	sp, #108	; 0x6c
 8002ac8:	9100      	str	r1, [sp, #0]
 8002aca:	9104      	str	r1, [sp, #16]
 8002acc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ad0:	9105      	str	r1, [sp, #20]
 8002ad2:	9102      	str	r1, [sp, #8]
 8002ad4:	4905      	ldr	r1, [pc, #20]	; (8002aec <_vsiprintf_r+0x28>)
 8002ad6:	9103      	str	r1, [sp, #12]
 8002ad8:	4669      	mov	r1, sp
 8002ada:	f000 f86f 	bl	8002bbc <_svfiprintf_r>
 8002ade:	9b00      	ldr	r3, [sp, #0]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
 8002ae4:	b01b      	add	sp, #108	; 0x6c
 8002ae6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002aea:	bf00      	nop
 8002aec:	ffff0208 	.word	0xffff0208

08002af0 <vsiprintf>:
 8002af0:	4613      	mov	r3, r2
 8002af2:	460a      	mov	r2, r1
 8002af4:	4601      	mov	r1, r0
 8002af6:	4802      	ldr	r0, [pc, #8]	; (8002b00 <vsiprintf+0x10>)
 8002af8:	6800      	ldr	r0, [r0, #0]
 8002afa:	f7ff bfe3 	b.w	8002ac4 <_vsiprintf_r>
 8002afe:	bf00      	nop
 8002b00:	2000000c 	.word	0x2000000c

08002b04 <__ssputs_r>:
 8002b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b08:	688e      	ldr	r6, [r1, #8]
 8002b0a:	429e      	cmp	r6, r3
 8002b0c:	4682      	mov	sl, r0
 8002b0e:	460c      	mov	r4, r1
 8002b10:	4690      	mov	r8, r2
 8002b12:	461f      	mov	r7, r3
 8002b14:	d838      	bhi.n	8002b88 <__ssputs_r+0x84>
 8002b16:	898a      	ldrh	r2, [r1, #12]
 8002b18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b1c:	d032      	beq.n	8002b84 <__ssputs_r+0x80>
 8002b1e:	6825      	ldr	r5, [r4, #0]
 8002b20:	6909      	ldr	r1, [r1, #16]
 8002b22:	eba5 0901 	sub.w	r9, r5, r1
 8002b26:	6965      	ldr	r5, [r4, #20]
 8002b28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b30:	3301      	adds	r3, #1
 8002b32:	444b      	add	r3, r9
 8002b34:	106d      	asrs	r5, r5, #1
 8002b36:	429d      	cmp	r5, r3
 8002b38:	bf38      	it	cc
 8002b3a:	461d      	movcc	r5, r3
 8002b3c:	0553      	lsls	r3, r2, #21
 8002b3e:	d531      	bpl.n	8002ba4 <__ssputs_r+0xa0>
 8002b40:	4629      	mov	r1, r5
 8002b42:	f000 fb63 	bl	800320c <_malloc_r>
 8002b46:	4606      	mov	r6, r0
 8002b48:	b950      	cbnz	r0, 8002b60 <__ssputs_r+0x5c>
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	f8ca 3000 	str.w	r3, [sl]
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b56:	81a3      	strh	r3, [r4, #12]
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b60:	6921      	ldr	r1, [r4, #16]
 8002b62:	464a      	mov	r2, r9
 8002b64:	f000 fabe 	bl	80030e4 <memcpy>
 8002b68:	89a3      	ldrh	r3, [r4, #12]
 8002b6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b72:	81a3      	strh	r3, [r4, #12]
 8002b74:	6126      	str	r6, [r4, #16]
 8002b76:	6165      	str	r5, [r4, #20]
 8002b78:	444e      	add	r6, r9
 8002b7a:	eba5 0509 	sub.w	r5, r5, r9
 8002b7e:	6026      	str	r6, [r4, #0]
 8002b80:	60a5      	str	r5, [r4, #8]
 8002b82:	463e      	mov	r6, r7
 8002b84:	42be      	cmp	r6, r7
 8002b86:	d900      	bls.n	8002b8a <__ssputs_r+0x86>
 8002b88:	463e      	mov	r6, r7
 8002b8a:	6820      	ldr	r0, [r4, #0]
 8002b8c:	4632      	mov	r2, r6
 8002b8e:	4641      	mov	r1, r8
 8002b90:	f000 fab6 	bl	8003100 <memmove>
 8002b94:	68a3      	ldr	r3, [r4, #8]
 8002b96:	1b9b      	subs	r3, r3, r6
 8002b98:	60a3      	str	r3, [r4, #8]
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	4433      	add	r3, r6
 8002b9e:	6023      	str	r3, [r4, #0]
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	e7db      	b.n	8002b5c <__ssputs_r+0x58>
 8002ba4:	462a      	mov	r2, r5
 8002ba6:	f000 fba5 	bl	80032f4 <_realloc_r>
 8002baa:	4606      	mov	r6, r0
 8002bac:	2800      	cmp	r0, #0
 8002bae:	d1e1      	bne.n	8002b74 <__ssputs_r+0x70>
 8002bb0:	6921      	ldr	r1, [r4, #16]
 8002bb2:	4650      	mov	r0, sl
 8002bb4:	f000 fabe 	bl	8003134 <_free_r>
 8002bb8:	e7c7      	b.n	8002b4a <__ssputs_r+0x46>
	...

08002bbc <_svfiprintf_r>:
 8002bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bc0:	4698      	mov	r8, r3
 8002bc2:	898b      	ldrh	r3, [r1, #12]
 8002bc4:	061b      	lsls	r3, r3, #24
 8002bc6:	b09d      	sub	sp, #116	; 0x74
 8002bc8:	4607      	mov	r7, r0
 8002bca:	460d      	mov	r5, r1
 8002bcc:	4614      	mov	r4, r2
 8002bce:	d50e      	bpl.n	8002bee <_svfiprintf_r+0x32>
 8002bd0:	690b      	ldr	r3, [r1, #16]
 8002bd2:	b963      	cbnz	r3, 8002bee <_svfiprintf_r+0x32>
 8002bd4:	2140      	movs	r1, #64	; 0x40
 8002bd6:	f000 fb19 	bl	800320c <_malloc_r>
 8002bda:	6028      	str	r0, [r5, #0]
 8002bdc:	6128      	str	r0, [r5, #16]
 8002bde:	b920      	cbnz	r0, 8002bea <_svfiprintf_r+0x2e>
 8002be0:	230c      	movs	r3, #12
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	e0d1      	b.n	8002d8e <_svfiprintf_r+0x1d2>
 8002bea:	2340      	movs	r3, #64	; 0x40
 8002bec:	616b      	str	r3, [r5, #20]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8002bf2:	2320      	movs	r3, #32
 8002bf4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002bf8:	f8cd 800c 	str.w	r8, [sp, #12]
 8002bfc:	2330      	movs	r3, #48	; 0x30
 8002bfe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002da8 <_svfiprintf_r+0x1ec>
 8002c02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c06:	f04f 0901 	mov.w	r9, #1
 8002c0a:	4623      	mov	r3, r4
 8002c0c:	469a      	mov	sl, r3
 8002c0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c12:	b10a      	cbz	r2, 8002c18 <_svfiprintf_r+0x5c>
 8002c14:	2a25      	cmp	r2, #37	; 0x25
 8002c16:	d1f9      	bne.n	8002c0c <_svfiprintf_r+0x50>
 8002c18:	ebba 0b04 	subs.w	fp, sl, r4
 8002c1c:	d00b      	beq.n	8002c36 <_svfiprintf_r+0x7a>
 8002c1e:	465b      	mov	r3, fp
 8002c20:	4622      	mov	r2, r4
 8002c22:	4629      	mov	r1, r5
 8002c24:	4638      	mov	r0, r7
 8002c26:	f7ff ff6d 	bl	8002b04 <__ssputs_r>
 8002c2a:	3001      	adds	r0, #1
 8002c2c:	f000 80aa 	beq.w	8002d84 <_svfiprintf_r+0x1c8>
 8002c30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c32:	445a      	add	r2, fp
 8002c34:	9209      	str	r2, [sp, #36]	; 0x24
 8002c36:	f89a 3000 	ldrb.w	r3, [sl]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 80a2 	beq.w	8002d84 <_svfiprintf_r+0x1c8>
 8002c40:	2300      	movs	r3, #0
 8002c42:	f04f 32ff 	mov.w	r2, #4294967295
 8002c46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c4a:	f10a 0a01 	add.w	sl, sl, #1
 8002c4e:	9304      	str	r3, [sp, #16]
 8002c50:	9307      	str	r3, [sp, #28]
 8002c52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c56:	931a      	str	r3, [sp, #104]	; 0x68
 8002c58:	4654      	mov	r4, sl
 8002c5a:	2205      	movs	r2, #5
 8002c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c60:	4851      	ldr	r0, [pc, #324]	; (8002da8 <_svfiprintf_r+0x1ec>)
 8002c62:	f7fd fac5 	bl	80001f0 <memchr>
 8002c66:	9a04      	ldr	r2, [sp, #16]
 8002c68:	b9d8      	cbnz	r0, 8002ca2 <_svfiprintf_r+0xe6>
 8002c6a:	06d0      	lsls	r0, r2, #27
 8002c6c:	bf44      	itt	mi
 8002c6e:	2320      	movmi	r3, #32
 8002c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c74:	0711      	lsls	r1, r2, #28
 8002c76:	bf44      	itt	mi
 8002c78:	232b      	movmi	r3, #43	; 0x2b
 8002c7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8002c82:	2b2a      	cmp	r3, #42	; 0x2a
 8002c84:	d015      	beq.n	8002cb2 <_svfiprintf_r+0xf6>
 8002c86:	9a07      	ldr	r2, [sp, #28]
 8002c88:	4654      	mov	r4, sl
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f04f 0c0a 	mov.w	ip, #10
 8002c90:	4621      	mov	r1, r4
 8002c92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c96:	3b30      	subs	r3, #48	; 0x30
 8002c98:	2b09      	cmp	r3, #9
 8002c9a:	d94e      	bls.n	8002d3a <_svfiprintf_r+0x17e>
 8002c9c:	b1b0      	cbz	r0, 8002ccc <_svfiprintf_r+0x110>
 8002c9e:	9207      	str	r2, [sp, #28]
 8002ca0:	e014      	b.n	8002ccc <_svfiprintf_r+0x110>
 8002ca2:	eba0 0308 	sub.w	r3, r0, r8
 8002ca6:	fa09 f303 	lsl.w	r3, r9, r3
 8002caa:	4313      	orrs	r3, r2
 8002cac:	9304      	str	r3, [sp, #16]
 8002cae:	46a2      	mov	sl, r4
 8002cb0:	e7d2      	b.n	8002c58 <_svfiprintf_r+0x9c>
 8002cb2:	9b03      	ldr	r3, [sp, #12]
 8002cb4:	1d19      	adds	r1, r3, #4
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	9103      	str	r1, [sp, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bfbb      	ittet	lt
 8002cbe:	425b      	neglt	r3, r3
 8002cc0:	f042 0202 	orrlt.w	r2, r2, #2
 8002cc4:	9307      	strge	r3, [sp, #28]
 8002cc6:	9307      	strlt	r3, [sp, #28]
 8002cc8:	bfb8      	it	lt
 8002cca:	9204      	strlt	r2, [sp, #16]
 8002ccc:	7823      	ldrb	r3, [r4, #0]
 8002cce:	2b2e      	cmp	r3, #46	; 0x2e
 8002cd0:	d10c      	bne.n	8002cec <_svfiprintf_r+0x130>
 8002cd2:	7863      	ldrb	r3, [r4, #1]
 8002cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8002cd6:	d135      	bne.n	8002d44 <_svfiprintf_r+0x188>
 8002cd8:	9b03      	ldr	r3, [sp, #12]
 8002cda:	1d1a      	adds	r2, r3, #4
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	9203      	str	r2, [sp, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bfb8      	it	lt
 8002ce4:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ce8:	3402      	adds	r4, #2
 8002cea:	9305      	str	r3, [sp, #20]
 8002cec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002db8 <_svfiprintf_r+0x1fc>
 8002cf0:	7821      	ldrb	r1, [r4, #0]
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	4650      	mov	r0, sl
 8002cf6:	f7fd fa7b 	bl	80001f0 <memchr>
 8002cfa:	b140      	cbz	r0, 8002d0e <_svfiprintf_r+0x152>
 8002cfc:	2340      	movs	r3, #64	; 0x40
 8002cfe:	eba0 000a 	sub.w	r0, r0, sl
 8002d02:	fa03 f000 	lsl.w	r0, r3, r0
 8002d06:	9b04      	ldr	r3, [sp, #16]
 8002d08:	4303      	orrs	r3, r0
 8002d0a:	3401      	adds	r4, #1
 8002d0c:	9304      	str	r3, [sp, #16]
 8002d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d12:	4826      	ldr	r0, [pc, #152]	; (8002dac <_svfiprintf_r+0x1f0>)
 8002d14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d18:	2206      	movs	r2, #6
 8002d1a:	f7fd fa69 	bl	80001f0 <memchr>
 8002d1e:	2800      	cmp	r0, #0
 8002d20:	d038      	beq.n	8002d94 <_svfiprintf_r+0x1d8>
 8002d22:	4b23      	ldr	r3, [pc, #140]	; (8002db0 <_svfiprintf_r+0x1f4>)
 8002d24:	bb1b      	cbnz	r3, 8002d6e <_svfiprintf_r+0x1b2>
 8002d26:	9b03      	ldr	r3, [sp, #12]
 8002d28:	3307      	adds	r3, #7
 8002d2a:	f023 0307 	bic.w	r3, r3, #7
 8002d2e:	3308      	adds	r3, #8
 8002d30:	9303      	str	r3, [sp, #12]
 8002d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d34:	4433      	add	r3, r6
 8002d36:	9309      	str	r3, [sp, #36]	; 0x24
 8002d38:	e767      	b.n	8002c0a <_svfiprintf_r+0x4e>
 8002d3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d3e:	460c      	mov	r4, r1
 8002d40:	2001      	movs	r0, #1
 8002d42:	e7a5      	b.n	8002c90 <_svfiprintf_r+0xd4>
 8002d44:	2300      	movs	r3, #0
 8002d46:	3401      	adds	r4, #1
 8002d48:	9305      	str	r3, [sp, #20]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	f04f 0c0a 	mov.w	ip, #10
 8002d50:	4620      	mov	r0, r4
 8002d52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d56:	3a30      	subs	r2, #48	; 0x30
 8002d58:	2a09      	cmp	r2, #9
 8002d5a:	d903      	bls.n	8002d64 <_svfiprintf_r+0x1a8>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0c5      	beq.n	8002cec <_svfiprintf_r+0x130>
 8002d60:	9105      	str	r1, [sp, #20]
 8002d62:	e7c3      	b.n	8002cec <_svfiprintf_r+0x130>
 8002d64:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d68:	4604      	mov	r4, r0
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e7f0      	b.n	8002d50 <_svfiprintf_r+0x194>
 8002d6e:	ab03      	add	r3, sp, #12
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	462a      	mov	r2, r5
 8002d74:	4b0f      	ldr	r3, [pc, #60]	; (8002db4 <_svfiprintf_r+0x1f8>)
 8002d76:	a904      	add	r1, sp, #16
 8002d78:	4638      	mov	r0, r7
 8002d7a:	f3af 8000 	nop.w
 8002d7e:	1c42      	adds	r2, r0, #1
 8002d80:	4606      	mov	r6, r0
 8002d82:	d1d6      	bne.n	8002d32 <_svfiprintf_r+0x176>
 8002d84:	89ab      	ldrh	r3, [r5, #12]
 8002d86:	065b      	lsls	r3, r3, #25
 8002d88:	f53f af2c 	bmi.w	8002be4 <_svfiprintf_r+0x28>
 8002d8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d8e:	b01d      	add	sp, #116	; 0x74
 8002d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d94:	ab03      	add	r3, sp, #12
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	462a      	mov	r2, r5
 8002d9a:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <_svfiprintf_r+0x1f8>)
 8002d9c:	a904      	add	r1, sp, #16
 8002d9e:	4638      	mov	r0, r7
 8002da0:	f000 f87a 	bl	8002e98 <_printf_i>
 8002da4:	e7eb      	b.n	8002d7e <_svfiprintf_r+0x1c2>
 8002da6:	bf00      	nop
 8002da8:	080034a0 	.word	0x080034a0
 8002dac:	080034aa 	.word	0x080034aa
 8002db0:	00000000 	.word	0x00000000
 8002db4:	08002b05 	.word	0x08002b05
 8002db8:	080034a6 	.word	0x080034a6

08002dbc <_printf_common>:
 8002dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dc0:	4616      	mov	r6, r2
 8002dc2:	4699      	mov	r9, r3
 8002dc4:	688a      	ldr	r2, [r1, #8]
 8002dc6:	690b      	ldr	r3, [r1, #16]
 8002dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	bfb8      	it	lt
 8002dd0:	4613      	movlt	r3, r2
 8002dd2:	6033      	str	r3, [r6, #0]
 8002dd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002dd8:	4607      	mov	r7, r0
 8002dda:	460c      	mov	r4, r1
 8002ddc:	b10a      	cbz	r2, 8002de2 <_printf_common+0x26>
 8002dde:	3301      	adds	r3, #1
 8002de0:	6033      	str	r3, [r6, #0]
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	0699      	lsls	r1, r3, #26
 8002de6:	bf42      	ittt	mi
 8002de8:	6833      	ldrmi	r3, [r6, #0]
 8002dea:	3302      	addmi	r3, #2
 8002dec:	6033      	strmi	r3, [r6, #0]
 8002dee:	6825      	ldr	r5, [r4, #0]
 8002df0:	f015 0506 	ands.w	r5, r5, #6
 8002df4:	d106      	bne.n	8002e04 <_printf_common+0x48>
 8002df6:	f104 0a19 	add.w	sl, r4, #25
 8002dfa:	68e3      	ldr	r3, [r4, #12]
 8002dfc:	6832      	ldr	r2, [r6, #0]
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	42ab      	cmp	r3, r5
 8002e02:	dc26      	bgt.n	8002e52 <_printf_common+0x96>
 8002e04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e08:	1e13      	subs	r3, r2, #0
 8002e0a:	6822      	ldr	r2, [r4, #0]
 8002e0c:	bf18      	it	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	0692      	lsls	r2, r2, #26
 8002e12:	d42b      	bmi.n	8002e6c <_printf_common+0xb0>
 8002e14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e18:	4649      	mov	r1, r9
 8002e1a:	4638      	mov	r0, r7
 8002e1c:	47c0      	blx	r8
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d01e      	beq.n	8002e60 <_printf_common+0xa4>
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	68e5      	ldr	r5, [r4, #12]
 8002e26:	6832      	ldr	r2, [r6, #0]
 8002e28:	f003 0306 	and.w	r3, r3, #6
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	bf08      	it	eq
 8002e30:	1aad      	subeq	r5, r5, r2
 8002e32:	68a3      	ldr	r3, [r4, #8]
 8002e34:	6922      	ldr	r2, [r4, #16]
 8002e36:	bf0c      	ite	eq
 8002e38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e3c:	2500      	movne	r5, #0
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	bfc4      	itt	gt
 8002e42:	1a9b      	subgt	r3, r3, r2
 8002e44:	18ed      	addgt	r5, r5, r3
 8002e46:	2600      	movs	r6, #0
 8002e48:	341a      	adds	r4, #26
 8002e4a:	42b5      	cmp	r5, r6
 8002e4c:	d11a      	bne.n	8002e84 <_printf_common+0xc8>
 8002e4e:	2000      	movs	r0, #0
 8002e50:	e008      	b.n	8002e64 <_printf_common+0xa8>
 8002e52:	2301      	movs	r3, #1
 8002e54:	4652      	mov	r2, sl
 8002e56:	4649      	mov	r1, r9
 8002e58:	4638      	mov	r0, r7
 8002e5a:	47c0      	blx	r8
 8002e5c:	3001      	adds	r0, #1
 8002e5e:	d103      	bne.n	8002e68 <_printf_common+0xac>
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295
 8002e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e68:	3501      	adds	r5, #1
 8002e6a:	e7c6      	b.n	8002dfa <_printf_common+0x3e>
 8002e6c:	18e1      	adds	r1, r4, r3
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	2030      	movs	r0, #48	; 0x30
 8002e72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e76:	4422      	add	r2, r4
 8002e78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e80:	3302      	adds	r3, #2
 8002e82:	e7c7      	b.n	8002e14 <_printf_common+0x58>
 8002e84:	2301      	movs	r3, #1
 8002e86:	4622      	mov	r2, r4
 8002e88:	4649      	mov	r1, r9
 8002e8a:	4638      	mov	r0, r7
 8002e8c:	47c0      	blx	r8
 8002e8e:	3001      	adds	r0, #1
 8002e90:	d0e6      	beq.n	8002e60 <_printf_common+0xa4>
 8002e92:	3601      	adds	r6, #1
 8002e94:	e7d9      	b.n	8002e4a <_printf_common+0x8e>
	...

08002e98 <_printf_i>:
 8002e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e9c:	7e0f      	ldrb	r7, [r1, #24]
 8002e9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ea0:	2f78      	cmp	r7, #120	; 0x78
 8002ea2:	4691      	mov	r9, r2
 8002ea4:	4680      	mov	r8, r0
 8002ea6:	460c      	mov	r4, r1
 8002ea8:	469a      	mov	sl, r3
 8002eaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002eae:	d807      	bhi.n	8002ec0 <_printf_i+0x28>
 8002eb0:	2f62      	cmp	r7, #98	; 0x62
 8002eb2:	d80a      	bhi.n	8002eca <_printf_i+0x32>
 8002eb4:	2f00      	cmp	r7, #0
 8002eb6:	f000 80d8 	beq.w	800306a <_printf_i+0x1d2>
 8002eba:	2f58      	cmp	r7, #88	; 0x58
 8002ebc:	f000 80a3 	beq.w	8003006 <_printf_i+0x16e>
 8002ec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ec4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ec8:	e03a      	b.n	8002f40 <_printf_i+0xa8>
 8002eca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ece:	2b15      	cmp	r3, #21
 8002ed0:	d8f6      	bhi.n	8002ec0 <_printf_i+0x28>
 8002ed2:	a101      	add	r1, pc, #4	; (adr r1, 8002ed8 <_printf_i+0x40>)
 8002ed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ed8:	08002f31 	.word	0x08002f31
 8002edc:	08002f45 	.word	0x08002f45
 8002ee0:	08002ec1 	.word	0x08002ec1
 8002ee4:	08002ec1 	.word	0x08002ec1
 8002ee8:	08002ec1 	.word	0x08002ec1
 8002eec:	08002ec1 	.word	0x08002ec1
 8002ef0:	08002f45 	.word	0x08002f45
 8002ef4:	08002ec1 	.word	0x08002ec1
 8002ef8:	08002ec1 	.word	0x08002ec1
 8002efc:	08002ec1 	.word	0x08002ec1
 8002f00:	08002ec1 	.word	0x08002ec1
 8002f04:	08003051 	.word	0x08003051
 8002f08:	08002f75 	.word	0x08002f75
 8002f0c:	08003033 	.word	0x08003033
 8002f10:	08002ec1 	.word	0x08002ec1
 8002f14:	08002ec1 	.word	0x08002ec1
 8002f18:	08003073 	.word	0x08003073
 8002f1c:	08002ec1 	.word	0x08002ec1
 8002f20:	08002f75 	.word	0x08002f75
 8002f24:	08002ec1 	.word	0x08002ec1
 8002f28:	08002ec1 	.word	0x08002ec1
 8002f2c:	0800303b 	.word	0x0800303b
 8002f30:	682b      	ldr	r3, [r5, #0]
 8002f32:	1d1a      	adds	r2, r3, #4
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	602a      	str	r2, [r5, #0]
 8002f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0a3      	b.n	800308c <_printf_i+0x1f4>
 8002f44:	6820      	ldr	r0, [r4, #0]
 8002f46:	6829      	ldr	r1, [r5, #0]
 8002f48:	0606      	lsls	r6, r0, #24
 8002f4a:	f101 0304 	add.w	r3, r1, #4
 8002f4e:	d50a      	bpl.n	8002f66 <_printf_i+0xce>
 8002f50:	680e      	ldr	r6, [r1, #0]
 8002f52:	602b      	str	r3, [r5, #0]
 8002f54:	2e00      	cmp	r6, #0
 8002f56:	da03      	bge.n	8002f60 <_printf_i+0xc8>
 8002f58:	232d      	movs	r3, #45	; 0x2d
 8002f5a:	4276      	negs	r6, r6
 8002f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f60:	485e      	ldr	r0, [pc, #376]	; (80030dc <_printf_i+0x244>)
 8002f62:	230a      	movs	r3, #10
 8002f64:	e019      	b.n	8002f9a <_printf_i+0x102>
 8002f66:	680e      	ldr	r6, [r1, #0]
 8002f68:	602b      	str	r3, [r5, #0]
 8002f6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f6e:	bf18      	it	ne
 8002f70:	b236      	sxthne	r6, r6
 8002f72:	e7ef      	b.n	8002f54 <_printf_i+0xbc>
 8002f74:	682b      	ldr	r3, [r5, #0]
 8002f76:	6820      	ldr	r0, [r4, #0]
 8002f78:	1d19      	adds	r1, r3, #4
 8002f7a:	6029      	str	r1, [r5, #0]
 8002f7c:	0601      	lsls	r1, r0, #24
 8002f7e:	d501      	bpl.n	8002f84 <_printf_i+0xec>
 8002f80:	681e      	ldr	r6, [r3, #0]
 8002f82:	e002      	b.n	8002f8a <_printf_i+0xf2>
 8002f84:	0646      	lsls	r6, r0, #25
 8002f86:	d5fb      	bpl.n	8002f80 <_printf_i+0xe8>
 8002f88:	881e      	ldrh	r6, [r3, #0]
 8002f8a:	4854      	ldr	r0, [pc, #336]	; (80030dc <_printf_i+0x244>)
 8002f8c:	2f6f      	cmp	r7, #111	; 0x6f
 8002f8e:	bf0c      	ite	eq
 8002f90:	2308      	moveq	r3, #8
 8002f92:	230a      	movne	r3, #10
 8002f94:	2100      	movs	r1, #0
 8002f96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f9a:	6865      	ldr	r5, [r4, #4]
 8002f9c:	60a5      	str	r5, [r4, #8]
 8002f9e:	2d00      	cmp	r5, #0
 8002fa0:	bfa2      	ittt	ge
 8002fa2:	6821      	ldrge	r1, [r4, #0]
 8002fa4:	f021 0104 	bicge.w	r1, r1, #4
 8002fa8:	6021      	strge	r1, [r4, #0]
 8002faa:	b90e      	cbnz	r6, 8002fb0 <_printf_i+0x118>
 8002fac:	2d00      	cmp	r5, #0
 8002fae:	d04d      	beq.n	800304c <_printf_i+0x1b4>
 8002fb0:	4615      	mov	r5, r2
 8002fb2:	fbb6 f1f3 	udiv	r1, r6, r3
 8002fb6:	fb03 6711 	mls	r7, r3, r1, r6
 8002fba:	5dc7      	ldrb	r7, [r0, r7]
 8002fbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002fc0:	4637      	mov	r7, r6
 8002fc2:	42bb      	cmp	r3, r7
 8002fc4:	460e      	mov	r6, r1
 8002fc6:	d9f4      	bls.n	8002fb2 <_printf_i+0x11a>
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d10b      	bne.n	8002fe4 <_printf_i+0x14c>
 8002fcc:	6823      	ldr	r3, [r4, #0]
 8002fce:	07de      	lsls	r6, r3, #31
 8002fd0:	d508      	bpl.n	8002fe4 <_printf_i+0x14c>
 8002fd2:	6923      	ldr	r3, [r4, #16]
 8002fd4:	6861      	ldr	r1, [r4, #4]
 8002fd6:	4299      	cmp	r1, r3
 8002fd8:	bfde      	ittt	le
 8002fda:	2330      	movle	r3, #48	; 0x30
 8002fdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fe0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fe4:	1b52      	subs	r2, r2, r5
 8002fe6:	6122      	str	r2, [r4, #16]
 8002fe8:	f8cd a000 	str.w	sl, [sp]
 8002fec:	464b      	mov	r3, r9
 8002fee:	aa03      	add	r2, sp, #12
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	4640      	mov	r0, r8
 8002ff4:	f7ff fee2 	bl	8002dbc <_printf_common>
 8002ff8:	3001      	adds	r0, #1
 8002ffa:	d14c      	bne.n	8003096 <_printf_i+0x1fe>
 8002ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8003000:	b004      	add	sp, #16
 8003002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003006:	4835      	ldr	r0, [pc, #212]	; (80030dc <_printf_i+0x244>)
 8003008:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800300c:	6829      	ldr	r1, [r5, #0]
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	f851 6b04 	ldr.w	r6, [r1], #4
 8003014:	6029      	str	r1, [r5, #0]
 8003016:	061d      	lsls	r5, r3, #24
 8003018:	d514      	bpl.n	8003044 <_printf_i+0x1ac>
 800301a:	07df      	lsls	r7, r3, #31
 800301c:	bf44      	itt	mi
 800301e:	f043 0320 	orrmi.w	r3, r3, #32
 8003022:	6023      	strmi	r3, [r4, #0]
 8003024:	b91e      	cbnz	r6, 800302e <_printf_i+0x196>
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	f023 0320 	bic.w	r3, r3, #32
 800302c:	6023      	str	r3, [r4, #0]
 800302e:	2310      	movs	r3, #16
 8003030:	e7b0      	b.n	8002f94 <_printf_i+0xfc>
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	f043 0320 	orr.w	r3, r3, #32
 8003038:	6023      	str	r3, [r4, #0]
 800303a:	2378      	movs	r3, #120	; 0x78
 800303c:	4828      	ldr	r0, [pc, #160]	; (80030e0 <_printf_i+0x248>)
 800303e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003042:	e7e3      	b.n	800300c <_printf_i+0x174>
 8003044:	0659      	lsls	r1, r3, #25
 8003046:	bf48      	it	mi
 8003048:	b2b6      	uxthmi	r6, r6
 800304a:	e7e6      	b.n	800301a <_printf_i+0x182>
 800304c:	4615      	mov	r5, r2
 800304e:	e7bb      	b.n	8002fc8 <_printf_i+0x130>
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	6826      	ldr	r6, [r4, #0]
 8003054:	6961      	ldr	r1, [r4, #20]
 8003056:	1d18      	adds	r0, r3, #4
 8003058:	6028      	str	r0, [r5, #0]
 800305a:	0635      	lsls	r5, r6, #24
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	d501      	bpl.n	8003064 <_printf_i+0x1cc>
 8003060:	6019      	str	r1, [r3, #0]
 8003062:	e002      	b.n	800306a <_printf_i+0x1d2>
 8003064:	0670      	lsls	r0, r6, #25
 8003066:	d5fb      	bpl.n	8003060 <_printf_i+0x1c8>
 8003068:	8019      	strh	r1, [r3, #0]
 800306a:	2300      	movs	r3, #0
 800306c:	6123      	str	r3, [r4, #16]
 800306e:	4615      	mov	r5, r2
 8003070:	e7ba      	b.n	8002fe8 <_printf_i+0x150>
 8003072:	682b      	ldr	r3, [r5, #0]
 8003074:	1d1a      	adds	r2, r3, #4
 8003076:	602a      	str	r2, [r5, #0]
 8003078:	681d      	ldr	r5, [r3, #0]
 800307a:	6862      	ldr	r2, [r4, #4]
 800307c:	2100      	movs	r1, #0
 800307e:	4628      	mov	r0, r5
 8003080:	f7fd f8b6 	bl	80001f0 <memchr>
 8003084:	b108      	cbz	r0, 800308a <_printf_i+0x1f2>
 8003086:	1b40      	subs	r0, r0, r5
 8003088:	6060      	str	r0, [r4, #4]
 800308a:	6863      	ldr	r3, [r4, #4]
 800308c:	6123      	str	r3, [r4, #16]
 800308e:	2300      	movs	r3, #0
 8003090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003094:	e7a8      	b.n	8002fe8 <_printf_i+0x150>
 8003096:	6923      	ldr	r3, [r4, #16]
 8003098:	462a      	mov	r2, r5
 800309a:	4649      	mov	r1, r9
 800309c:	4640      	mov	r0, r8
 800309e:	47d0      	blx	sl
 80030a0:	3001      	adds	r0, #1
 80030a2:	d0ab      	beq.n	8002ffc <_printf_i+0x164>
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	079b      	lsls	r3, r3, #30
 80030a8:	d413      	bmi.n	80030d2 <_printf_i+0x23a>
 80030aa:	68e0      	ldr	r0, [r4, #12]
 80030ac:	9b03      	ldr	r3, [sp, #12]
 80030ae:	4298      	cmp	r0, r3
 80030b0:	bfb8      	it	lt
 80030b2:	4618      	movlt	r0, r3
 80030b4:	e7a4      	b.n	8003000 <_printf_i+0x168>
 80030b6:	2301      	movs	r3, #1
 80030b8:	4632      	mov	r2, r6
 80030ba:	4649      	mov	r1, r9
 80030bc:	4640      	mov	r0, r8
 80030be:	47d0      	blx	sl
 80030c0:	3001      	adds	r0, #1
 80030c2:	d09b      	beq.n	8002ffc <_printf_i+0x164>
 80030c4:	3501      	adds	r5, #1
 80030c6:	68e3      	ldr	r3, [r4, #12]
 80030c8:	9903      	ldr	r1, [sp, #12]
 80030ca:	1a5b      	subs	r3, r3, r1
 80030cc:	42ab      	cmp	r3, r5
 80030ce:	dcf2      	bgt.n	80030b6 <_printf_i+0x21e>
 80030d0:	e7eb      	b.n	80030aa <_printf_i+0x212>
 80030d2:	2500      	movs	r5, #0
 80030d4:	f104 0619 	add.w	r6, r4, #25
 80030d8:	e7f5      	b.n	80030c6 <_printf_i+0x22e>
 80030da:	bf00      	nop
 80030dc:	080034b1 	.word	0x080034b1
 80030e0:	080034c2 	.word	0x080034c2

080030e4 <memcpy>:
 80030e4:	440a      	add	r2, r1
 80030e6:	4291      	cmp	r1, r2
 80030e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80030ec:	d100      	bne.n	80030f0 <memcpy+0xc>
 80030ee:	4770      	bx	lr
 80030f0:	b510      	push	{r4, lr}
 80030f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80030f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80030fa:	4291      	cmp	r1, r2
 80030fc:	d1f9      	bne.n	80030f2 <memcpy+0xe>
 80030fe:	bd10      	pop	{r4, pc}

08003100 <memmove>:
 8003100:	4288      	cmp	r0, r1
 8003102:	b510      	push	{r4, lr}
 8003104:	eb01 0402 	add.w	r4, r1, r2
 8003108:	d902      	bls.n	8003110 <memmove+0x10>
 800310a:	4284      	cmp	r4, r0
 800310c:	4623      	mov	r3, r4
 800310e:	d807      	bhi.n	8003120 <memmove+0x20>
 8003110:	1e43      	subs	r3, r0, #1
 8003112:	42a1      	cmp	r1, r4
 8003114:	d008      	beq.n	8003128 <memmove+0x28>
 8003116:	f811 2b01 	ldrb.w	r2, [r1], #1
 800311a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800311e:	e7f8      	b.n	8003112 <memmove+0x12>
 8003120:	4402      	add	r2, r0
 8003122:	4601      	mov	r1, r0
 8003124:	428a      	cmp	r2, r1
 8003126:	d100      	bne.n	800312a <memmove+0x2a>
 8003128:	bd10      	pop	{r4, pc}
 800312a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800312e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003132:	e7f7      	b.n	8003124 <memmove+0x24>

08003134 <_free_r>:
 8003134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003136:	2900      	cmp	r1, #0
 8003138:	d044      	beq.n	80031c4 <_free_r+0x90>
 800313a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800313e:	9001      	str	r0, [sp, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	f1a1 0404 	sub.w	r4, r1, #4
 8003146:	bfb8      	it	lt
 8003148:	18e4      	addlt	r4, r4, r3
 800314a:	f000 f913 	bl	8003374 <__malloc_lock>
 800314e:	4a1e      	ldr	r2, [pc, #120]	; (80031c8 <_free_r+0x94>)
 8003150:	9801      	ldr	r0, [sp, #4]
 8003152:	6813      	ldr	r3, [r2, #0]
 8003154:	b933      	cbnz	r3, 8003164 <_free_r+0x30>
 8003156:	6063      	str	r3, [r4, #4]
 8003158:	6014      	str	r4, [r2, #0]
 800315a:	b003      	add	sp, #12
 800315c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003160:	f000 b90e 	b.w	8003380 <__malloc_unlock>
 8003164:	42a3      	cmp	r3, r4
 8003166:	d908      	bls.n	800317a <_free_r+0x46>
 8003168:	6825      	ldr	r5, [r4, #0]
 800316a:	1961      	adds	r1, r4, r5
 800316c:	428b      	cmp	r3, r1
 800316e:	bf01      	itttt	eq
 8003170:	6819      	ldreq	r1, [r3, #0]
 8003172:	685b      	ldreq	r3, [r3, #4]
 8003174:	1949      	addeq	r1, r1, r5
 8003176:	6021      	streq	r1, [r4, #0]
 8003178:	e7ed      	b.n	8003156 <_free_r+0x22>
 800317a:	461a      	mov	r2, r3
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	b10b      	cbz	r3, 8003184 <_free_r+0x50>
 8003180:	42a3      	cmp	r3, r4
 8003182:	d9fa      	bls.n	800317a <_free_r+0x46>
 8003184:	6811      	ldr	r1, [r2, #0]
 8003186:	1855      	adds	r5, r2, r1
 8003188:	42a5      	cmp	r5, r4
 800318a:	d10b      	bne.n	80031a4 <_free_r+0x70>
 800318c:	6824      	ldr	r4, [r4, #0]
 800318e:	4421      	add	r1, r4
 8003190:	1854      	adds	r4, r2, r1
 8003192:	42a3      	cmp	r3, r4
 8003194:	6011      	str	r1, [r2, #0]
 8003196:	d1e0      	bne.n	800315a <_free_r+0x26>
 8003198:	681c      	ldr	r4, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	6053      	str	r3, [r2, #4]
 800319e:	4421      	add	r1, r4
 80031a0:	6011      	str	r1, [r2, #0]
 80031a2:	e7da      	b.n	800315a <_free_r+0x26>
 80031a4:	d902      	bls.n	80031ac <_free_r+0x78>
 80031a6:	230c      	movs	r3, #12
 80031a8:	6003      	str	r3, [r0, #0]
 80031aa:	e7d6      	b.n	800315a <_free_r+0x26>
 80031ac:	6825      	ldr	r5, [r4, #0]
 80031ae:	1961      	adds	r1, r4, r5
 80031b0:	428b      	cmp	r3, r1
 80031b2:	bf04      	itt	eq
 80031b4:	6819      	ldreq	r1, [r3, #0]
 80031b6:	685b      	ldreq	r3, [r3, #4]
 80031b8:	6063      	str	r3, [r4, #4]
 80031ba:	bf04      	itt	eq
 80031bc:	1949      	addeq	r1, r1, r5
 80031be:	6021      	streq	r1, [r4, #0]
 80031c0:	6054      	str	r4, [r2, #4]
 80031c2:	e7ca      	b.n	800315a <_free_r+0x26>
 80031c4:	b003      	add	sp, #12
 80031c6:	bd30      	pop	{r4, r5, pc}
 80031c8:	200000f8 	.word	0x200000f8

080031cc <sbrk_aligned>:
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	4e0e      	ldr	r6, [pc, #56]	; (8003208 <sbrk_aligned+0x3c>)
 80031d0:	460c      	mov	r4, r1
 80031d2:	6831      	ldr	r1, [r6, #0]
 80031d4:	4605      	mov	r5, r0
 80031d6:	b911      	cbnz	r1, 80031de <sbrk_aligned+0x12>
 80031d8:	f000 f8bc 	bl	8003354 <_sbrk_r>
 80031dc:	6030      	str	r0, [r6, #0]
 80031de:	4621      	mov	r1, r4
 80031e0:	4628      	mov	r0, r5
 80031e2:	f000 f8b7 	bl	8003354 <_sbrk_r>
 80031e6:	1c43      	adds	r3, r0, #1
 80031e8:	d00a      	beq.n	8003200 <sbrk_aligned+0x34>
 80031ea:	1cc4      	adds	r4, r0, #3
 80031ec:	f024 0403 	bic.w	r4, r4, #3
 80031f0:	42a0      	cmp	r0, r4
 80031f2:	d007      	beq.n	8003204 <sbrk_aligned+0x38>
 80031f4:	1a21      	subs	r1, r4, r0
 80031f6:	4628      	mov	r0, r5
 80031f8:	f000 f8ac 	bl	8003354 <_sbrk_r>
 80031fc:	3001      	adds	r0, #1
 80031fe:	d101      	bne.n	8003204 <sbrk_aligned+0x38>
 8003200:	f04f 34ff 	mov.w	r4, #4294967295
 8003204:	4620      	mov	r0, r4
 8003206:	bd70      	pop	{r4, r5, r6, pc}
 8003208:	200000fc 	.word	0x200000fc

0800320c <_malloc_r>:
 800320c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003210:	1ccd      	adds	r5, r1, #3
 8003212:	f025 0503 	bic.w	r5, r5, #3
 8003216:	3508      	adds	r5, #8
 8003218:	2d0c      	cmp	r5, #12
 800321a:	bf38      	it	cc
 800321c:	250c      	movcc	r5, #12
 800321e:	2d00      	cmp	r5, #0
 8003220:	4607      	mov	r7, r0
 8003222:	db01      	blt.n	8003228 <_malloc_r+0x1c>
 8003224:	42a9      	cmp	r1, r5
 8003226:	d905      	bls.n	8003234 <_malloc_r+0x28>
 8003228:	230c      	movs	r3, #12
 800322a:	603b      	str	r3, [r7, #0]
 800322c:	2600      	movs	r6, #0
 800322e:	4630      	mov	r0, r6
 8003230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003234:	4e2e      	ldr	r6, [pc, #184]	; (80032f0 <_malloc_r+0xe4>)
 8003236:	f000 f89d 	bl	8003374 <__malloc_lock>
 800323a:	6833      	ldr	r3, [r6, #0]
 800323c:	461c      	mov	r4, r3
 800323e:	bb34      	cbnz	r4, 800328e <_malloc_r+0x82>
 8003240:	4629      	mov	r1, r5
 8003242:	4638      	mov	r0, r7
 8003244:	f7ff ffc2 	bl	80031cc <sbrk_aligned>
 8003248:	1c43      	adds	r3, r0, #1
 800324a:	4604      	mov	r4, r0
 800324c:	d14d      	bne.n	80032ea <_malloc_r+0xde>
 800324e:	6834      	ldr	r4, [r6, #0]
 8003250:	4626      	mov	r6, r4
 8003252:	2e00      	cmp	r6, #0
 8003254:	d140      	bne.n	80032d8 <_malloc_r+0xcc>
 8003256:	6823      	ldr	r3, [r4, #0]
 8003258:	4631      	mov	r1, r6
 800325a:	4638      	mov	r0, r7
 800325c:	eb04 0803 	add.w	r8, r4, r3
 8003260:	f000 f878 	bl	8003354 <_sbrk_r>
 8003264:	4580      	cmp	r8, r0
 8003266:	d13a      	bne.n	80032de <_malloc_r+0xd2>
 8003268:	6821      	ldr	r1, [r4, #0]
 800326a:	3503      	adds	r5, #3
 800326c:	1a6d      	subs	r5, r5, r1
 800326e:	f025 0503 	bic.w	r5, r5, #3
 8003272:	3508      	adds	r5, #8
 8003274:	2d0c      	cmp	r5, #12
 8003276:	bf38      	it	cc
 8003278:	250c      	movcc	r5, #12
 800327a:	4629      	mov	r1, r5
 800327c:	4638      	mov	r0, r7
 800327e:	f7ff ffa5 	bl	80031cc <sbrk_aligned>
 8003282:	3001      	adds	r0, #1
 8003284:	d02b      	beq.n	80032de <_malloc_r+0xd2>
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	442b      	add	r3, r5
 800328a:	6023      	str	r3, [r4, #0]
 800328c:	e00e      	b.n	80032ac <_malloc_r+0xa0>
 800328e:	6822      	ldr	r2, [r4, #0]
 8003290:	1b52      	subs	r2, r2, r5
 8003292:	d41e      	bmi.n	80032d2 <_malloc_r+0xc6>
 8003294:	2a0b      	cmp	r2, #11
 8003296:	d916      	bls.n	80032c6 <_malloc_r+0xba>
 8003298:	1961      	adds	r1, r4, r5
 800329a:	42a3      	cmp	r3, r4
 800329c:	6025      	str	r5, [r4, #0]
 800329e:	bf18      	it	ne
 80032a0:	6059      	strne	r1, [r3, #4]
 80032a2:	6863      	ldr	r3, [r4, #4]
 80032a4:	bf08      	it	eq
 80032a6:	6031      	streq	r1, [r6, #0]
 80032a8:	5162      	str	r2, [r4, r5]
 80032aa:	604b      	str	r3, [r1, #4]
 80032ac:	4638      	mov	r0, r7
 80032ae:	f104 060b 	add.w	r6, r4, #11
 80032b2:	f000 f865 	bl	8003380 <__malloc_unlock>
 80032b6:	f026 0607 	bic.w	r6, r6, #7
 80032ba:	1d23      	adds	r3, r4, #4
 80032bc:	1af2      	subs	r2, r6, r3
 80032be:	d0b6      	beq.n	800322e <_malloc_r+0x22>
 80032c0:	1b9b      	subs	r3, r3, r6
 80032c2:	50a3      	str	r3, [r4, r2]
 80032c4:	e7b3      	b.n	800322e <_malloc_r+0x22>
 80032c6:	6862      	ldr	r2, [r4, #4]
 80032c8:	42a3      	cmp	r3, r4
 80032ca:	bf0c      	ite	eq
 80032cc:	6032      	streq	r2, [r6, #0]
 80032ce:	605a      	strne	r2, [r3, #4]
 80032d0:	e7ec      	b.n	80032ac <_malloc_r+0xa0>
 80032d2:	4623      	mov	r3, r4
 80032d4:	6864      	ldr	r4, [r4, #4]
 80032d6:	e7b2      	b.n	800323e <_malloc_r+0x32>
 80032d8:	4634      	mov	r4, r6
 80032da:	6876      	ldr	r6, [r6, #4]
 80032dc:	e7b9      	b.n	8003252 <_malloc_r+0x46>
 80032de:	230c      	movs	r3, #12
 80032e0:	603b      	str	r3, [r7, #0]
 80032e2:	4638      	mov	r0, r7
 80032e4:	f000 f84c 	bl	8003380 <__malloc_unlock>
 80032e8:	e7a1      	b.n	800322e <_malloc_r+0x22>
 80032ea:	6025      	str	r5, [r4, #0]
 80032ec:	e7de      	b.n	80032ac <_malloc_r+0xa0>
 80032ee:	bf00      	nop
 80032f0:	200000f8 	.word	0x200000f8

080032f4 <_realloc_r>:
 80032f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032f8:	4680      	mov	r8, r0
 80032fa:	4614      	mov	r4, r2
 80032fc:	460e      	mov	r6, r1
 80032fe:	b921      	cbnz	r1, 800330a <_realloc_r+0x16>
 8003300:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003304:	4611      	mov	r1, r2
 8003306:	f7ff bf81 	b.w	800320c <_malloc_r>
 800330a:	b92a      	cbnz	r2, 8003318 <_realloc_r+0x24>
 800330c:	f7ff ff12 	bl	8003134 <_free_r>
 8003310:	4625      	mov	r5, r4
 8003312:	4628      	mov	r0, r5
 8003314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003318:	f000 f838 	bl	800338c <_malloc_usable_size_r>
 800331c:	4284      	cmp	r4, r0
 800331e:	4607      	mov	r7, r0
 8003320:	d802      	bhi.n	8003328 <_realloc_r+0x34>
 8003322:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003326:	d812      	bhi.n	800334e <_realloc_r+0x5a>
 8003328:	4621      	mov	r1, r4
 800332a:	4640      	mov	r0, r8
 800332c:	f7ff ff6e 	bl	800320c <_malloc_r>
 8003330:	4605      	mov	r5, r0
 8003332:	2800      	cmp	r0, #0
 8003334:	d0ed      	beq.n	8003312 <_realloc_r+0x1e>
 8003336:	42bc      	cmp	r4, r7
 8003338:	4622      	mov	r2, r4
 800333a:	4631      	mov	r1, r6
 800333c:	bf28      	it	cs
 800333e:	463a      	movcs	r2, r7
 8003340:	f7ff fed0 	bl	80030e4 <memcpy>
 8003344:	4631      	mov	r1, r6
 8003346:	4640      	mov	r0, r8
 8003348:	f7ff fef4 	bl	8003134 <_free_r>
 800334c:	e7e1      	b.n	8003312 <_realloc_r+0x1e>
 800334e:	4635      	mov	r5, r6
 8003350:	e7df      	b.n	8003312 <_realloc_r+0x1e>
	...

08003354 <_sbrk_r>:
 8003354:	b538      	push	{r3, r4, r5, lr}
 8003356:	4d06      	ldr	r5, [pc, #24]	; (8003370 <_sbrk_r+0x1c>)
 8003358:	2300      	movs	r3, #0
 800335a:	4604      	mov	r4, r0
 800335c:	4608      	mov	r0, r1
 800335e:	602b      	str	r3, [r5, #0]
 8003360:	f7fd fb82 	bl	8000a68 <_sbrk>
 8003364:	1c43      	adds	r3, r0, #1
 8003366:	d102      	bne.n	800336e <_sbrk_r+0x1a>
 8003368:	682b      	ldr	r3, [r5, #0]
 800336a:	b103      	cbz	r3, 800336e <_sbrk_r+0x1a>
 800336c:	6023      	str	r3, [r4, #0]
 800336e:	bd38      	pop	{r3, r4, r5, pc}
 8003370:	20000100 	.word	0x20000100

08003374 <__malloc_lock>:
 8003374:	4801      	ldr	r0, [pc, #4]	; (800337c <__malloc_lock+0x8>)
 8003376:	f000 b811 	b.w	800339c <__retarget_lock_acquire_recursive>
 800337a:	bf00      	nop
 800337c:	20000104 	.word	0x20000104

08003380 <__malloc_unlock>:
 8003380:	4801      	ldr	r0, [pc, #4]	; (8003388 <__malloc_unlock+0x8>)
 8003382:	f000 b80c 	b.w	800339e <__retarget_lock_release_recursive>
 8003386:	bf00      	nop
 8003388:	20000104 	.word	0x20000104

0800338c <_malloc_usable_size_r>:
 800338c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003390:	1f18      	subs	r0, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	bfbc      	itt	lt
 8003396:	580b      	ldrlt	r3, [r1, r0]
 8003398:	18c0      	addlt	r0, r0, r3
 800339a:	4770      	bx	lr

0800339c <__retarget_lock_acquire_recursive>:
 800339c:	4770      	bx	lr

0800339e <__retarget_lock_release_recursive>:
 800339e:	4770      	bx	lr

080033a0 <_init>:
 80033a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a2:	bf00      	nop
 80033a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033a6:	bc08      	pop	{r3}
 80033a8:	469e      	mov	lr, r3
 80033aa:	4770      	bx	lr

080033ac <_fini>:
 80033ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ae:	bf00      	nop
 80033b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033b2:	bc08      	pop	{r3}
 80033b4:	469e      	mov	lr, r3
 80033b6:	4770      	bx	lr
