 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sfp_custom_div
Version: K-2015.06-SP2
Date   : Wed Mar 19 12:31:48 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U594/ZN (INVD4)                                   0.027     0.028      0.686 f
  n397 (net)                     3        0.012               0.000      0.686 f
  U251/ZN (NR2D4)                                   0.116     0.074      0.760 r
  n884 (net)                    19        0.023               0.000      0.760 r
  U875/ZN (AOI222D2)                                0.068     0.060      0.820 f
  n649 (net)                     1        0.001               0.000      0.820 f
  U165/ZN (OAI22D0)                                 0.108     0.065      0.885 r
  N117 (net)                     1        0.001               0.000      0.885 r
  acc_reg_19_/D (EDFQD1)                            0.108     0.000      0.885 r
  data arrival time                                                      0.885

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_19_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.115      0.885
  data required time                                                     0.885
  -------------------------------------------------------------------------------
  data required time                                                     0.885
  data arrival time                                                     -0.885
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U594/ZN (INVD4)                                   0.027     0.028      0.686 f
  n397 (net)                     3        0.012               0.000      0.686 f
  U771/Z (BUFFD8)                                   0.029     0.051      0.737 f
  n882 (net)                    20        0.024               0.000      0.737 f
  U389/ZN (AOI222D1)                                0.123     0.109      0.846 r
  n613 (net)                     1        0.001               0.000      0.846 r
  U865/ZN (OAI22D1)                                 0.053     0.049      0.895 f
  N107 (net)                     1        0.001               0.000      0.895 f
  acc_reg_9_/D (EDFQD1)                             0.053     0.000      0.895 f
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_9_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.102      0.898
  data required time                                                     0.898
  -------------------------------------------------------------------------------
  data required time                                                     0.898
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U594/ZN (INVD4)                                   0.027     0.028      0.686 f
  n397 (net)                     3        0.012               0.000      0.686 f
  U771/Z (BUFFD8)                                   0.029     0.051      0.737 f
  n882 (net)                    20        0.024               0.000      0.737 f
  U855/ZN (AOI222D1)                                0.123     0.109      0.846 r
  n585 (net)                     1        0.001               0.000      0.846 r
  U856/ZN (OAI22D1)                                 0.053     0.049      0.895 f
  N102 (net)                     1        0.001               0.000      0.895 f
  acc_reg_4_/D (EDFQD1)                             0.053     0.000      0.895 f
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_4_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.102      0.898
  data required time                                                     0.898
  -------------------------------------------------------------------------------
  data required time                                                     0.898
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U142/ZN (INVD1)                                   0.040     0.035      0.836 r
  n455 (net)                     3        0.004               0.000      0.836 r
  U923/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N104 (net)                     1        0.001               0.000      0.893 r
  acc_reg_6_/D (EDFQD1)                             0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_6_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U142/ZN (INVD1)                                   0.040     0.035      0.836 r
  n455 (net)                     3        0.004               0.000      0.836 r
  U882/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N106 (net)                     1        0.001               0.000      0.893 r
  acc_reg_8_/D (EDFQD1)                             0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_8_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U142/ZN (INVD1)                                   0.040     0.035      0.836 r
  n455 (net)                     3        0.004               0.000      0.836 r
  U797/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N109 (net)                     1        0.001               0.000      0.893 r
  acc_reg_11_/D (EDFQD1)                            0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_11_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U825/ZN (INVD1)                                   0.040     0.035      0.836 r
  n511 (net)                     3        0.004               0.000      0.836 r
  U826/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N115 (net)                     1        0.001               0.000      0.893 r
  acc_reg_17_/D (EDFQD1)                            0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_17_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U825/ZN (INVD1)                                   0.040     0.035      0.836 r
  n511 (net)                     3        0.004               0.000      0.836 r
  U937/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N100 (net)                     1        0.001               0.000      0.893 r
  acc_reg_2_/D (EDFQD1)                             0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U825/ZN (INVD1)                                   0.040     0.035      0.836 r
  n511 (net)                     3        0.004               0.000      0.836 r
  U872/ZN (MOAI22D1)                                0.052     0.058      0.893 r
  N103 (net)                     1        0.001               0.000      0.893 r
  acc_reg_5_/D (EDFQD1)                             0.052     0.000      0.893 r
  data arrival time                                                      0.893

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_5_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.893
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U594/ZN (INVD4)                                   0.027     0.028      0.686 f
  n397 (net)                     3        0.012               0.000      0.686 f
  U251/ZN (NR2D4)                                   0.116     0.074      0.760 r
  n884 (net)                    19        0.023               0.000      0.760 r
  U248/ZN (ND2D1)                                   0.043     0.041      0.801 f
  n91 (net)                      1        0.001               0.000      0.801 f
  U250/Z (AN3XD1)                                   0.018     0.048      0.849 f
  n890 (net)                     1        0.001               0.000      0.849 f
  U990/ZN (OAI22D1)                                 0.076     0.036      0.885 r
  N116 (net)                     1        0.001               0.000      0.885 r
  acc_reg_18_/D (EDFQD1)                            0.076     0.000      0.885 r
  data arrival time                                                      0.885

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_18_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.108      0.892
  data required time                                                     0.892
  -------------------------------------------------------------------------------
  data required time                                                     0.892
  data arrival time                                                     -0.885
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U599/ZN (INVD2)                                   0.035     0.032      0.833 r
  n864 (net)                     5        0.006               0.000      0.833 r
  U788/ZN (MOAI22D1)                                0.052     0.059      0.892 r
  N108 (net)                     1        0.001               0.000      0.892 r
  acc_reg_10_/D (EDFQD1)                            0.052     0.000      0.892 r
  data arrival time                                                      0.892

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_10_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.892
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_10_/CP (EDFQD1)                           0.000     0.000      0.000 r
  acc_reg_10_/Q (EDFQD1)                            0.052     0.150      0.150 f
  acc[10] (net)                  7        0.007               0.000      0.150 f
  U313/ZN (INVD0)                                   0.085     0.063      0.213 r
  n346 (net)                     3        0.004               0.000      0.213 r
  U749/ZN (OAI22D1)                                 0.052     0.062      0.275 f
  n556 (net)                     3        0.002               0.000      0.275 f
  U158/ZN (AOI21D0)                                 0.117     0.083      0.358 r
  n715 (net)                     2        0.002               0.000      0.358 r
  U819/ZN (OAI21D1)                                 0.062     0.041      0.399 f
  n503 (net)                     1        0.001               0.000      0.399 f
  U584/ZN (AOI21D1)                                 0.080     0.073      0.472 r
  n687 (net)                     2        0.003               0.000      0.472 r
  U820/ZN (OAI21D1)                                 0.053     0.046      0.519 f
  n539 (net)                     2        0.003               0.000      0.519 f
  U516/ZN (AOI21D1)                                 0.080     0.055      0.574 r
  n875 (net)                     2        0.003               0.000      0.574 r
  U836/ZN (OAI21D1)                                 0.064     0.044      0.617 f
  n644 (net)                     1        0.002               0.000      0.617 f
  U170/CO (FA1D1)                                   0.032     0.073      0.690 f
  n541 (net)                     1        0.002               0.000      0.690 f
  U837/Z (CKXOR2D1)                                 0.034     0.081      0.771 f
  n542 (net)                     1        0.001               0.000      0.771 f
  U232/ZN (ND2D1)                                   0.026     0.025      0.796 r
  n89 (net)                      1        0.001               0.000      0.796 r
  U233/Z (AN3XD1)                                   0.030     0.069      0.866 r
  n545 (net)                     1        0.001               0.000      0.866 r
  U838/ZN (MOAI22D1)                                0.050     0.025      0.890 f
  N118 (net)                     1        0.001               0.000      0.890 f
  acc_reg_20_/D (EDFQD1)                            0.050     0.000      0.890 f
  data arrival time                                                      0.890

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_20_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.890
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U599/ZN (INVD2)                                   0.035     0.032      0.833 r
  n864 (net)                     5        0.006               0.000      0.833 r
  U976/ZN (MOAI22D1)                                0.052     0.057      0.889 r
  N101 (net)                     1        0.001               0.000      0.889 r
  acc_reg_3_/D (EDFQD1)                             0.052     0.000      0.889 r
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U599/ZN (INVD2)                                   0.035     0.032      0.833 r
  n864 (net)                     5        0.006               0.000      0.833 r
  U985/ZN (MOAI22D1)                                0.052     0.057      0.889 r
  N105 (net)                     1        0.001               0.000      0.889 r
  acc_reg_7_/D (EDFQD1)                             0.052     0.000      0.889 r
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_7_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U599/ZN (INVD2)                                   0.035     0.032      0.833 r
  n864 (net)                     5        0.006               0.000      0.833 r
  U935/ZN (MOAI22D1)                                0.052     0.057      0.889 r
  N110 (net)                     1        0.001               0.000      0.889 r
  acc_reg_12_/D (EDFQD1)                            0.052     0.000      0.889 r
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_12_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_9_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_9_/Q (EDFQD4)                              0.027     0.111      0.111 r
  b1[9] (net)                    6        0.007               0.000      0.111 r
  U398/ZN (NR2D0)                                   0.031     0.027      0.137 f
  n180 (net)                     2        0.002               0.000      0.137 f
  U220/ZN (NR2D1)                                   0.055     0.045      0.182 r
  n228 (net)                     2        0.002               0.000      0.182 r
  U691/ZN (ND2D1)                                   0.033     0.034      0.216 f
  n244 (net)                     2        0.002               0.000      0.216 f
  U154/ZN (INVD0)                                   0.074     0.052      0.268 r
  n220 (net)                     4        0.004               0.000      0.268 r
  U412/ZN (CKND2D0)                                 0.061     0.057      0.325 f
  n200 (net)                     1        0.002               0.000      0.325 f
  U699/ZN (OAI21D2)                                 0.056     0.052      0.377 r
  n203 (net)                     1        0.003               0.000      0.377 r
  U701/ZN (XNR2D4)                                  0.034     0.090      0.467 r
  n278 (net)                     2        0.004               0.000      0.467 r
  U703/ZN (OAI22D2)                                 0.048     0.033      0.500 f
  n283 (net)                     2        0.003               0.000      0.500 f
  U704/ZN (AOI21D1)                                 0.068     0.063      0.563 r
  n274 (net)                     1        0.002               0.000      0.563 r
  U726/ZN (ND3D2)                                   0.054     0.048      0.612 f
  n300 (net)                     1        0.004               0.000      0.612 f
  U733/ZN (OAI211D4)                                0.057     0.047      0.658 r
  n810 (net)                     2        0.006               0.000      0.658 r
  U786/ZN (CKND2D1)                                 0.050     0.043      0.701 f
  n570 (net)                     3        0.003               0.000      0.701 f
  U787/Z (OR3D4)                                    0.046     0.099      0.800 f
  n887 (net)                     8        0.011               0.000      0.800 f
  U599/ZN (INVD2)                                   0.035     0.032      0.833 r
  n864 (net)                     5        0.006               0.000      0.833 r
  U890/ZN (MOAI22D1)                                0.052     0.057      0.889 r
  N114 (net)                     1        0.001               0.000      0.889 r
  acc_reg_16_/D (EDFQD1)                            0.052     0.000      0.889 r
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_16_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U594/ZN (INVD4)                                   0.037     0.035      0.702 r
  n397 (net)                     3        0.012               0.000      0.702 r
  U251/ZN (NR2D4)                                   0.049     0.033      0.736 f
  n884 (net)                    19        0.024               0.000      0.736 f
  U914/ZN (AOI222D1)                                0.123     0.114      0.849 r
  n754 (net)                     1        0.001               0.000      0.849 r
  U915/ZN (MOAI22D1)                                0.050     0.040      0.889 f
  N111 (net)                     1        0.001               0.000      0.889 f
  acc_reg_13_/D (EDFQD1)                            0.050     0.000      0.889 f
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_13_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U594/ZN (INVD4)                                   0.037     0.035      0.702 r
  n397 (net)                     3        0.012               0.000      0.702 r
  U251/ZN (NR2D4)                                   0.049     0.033      0.736 f
  n884 (net)                    19        0.024               0.000      0.736 f
  U901/ZN (AOI222D1)                                0.123     0.114      0.849 r
  n725 (net)                     1        0.001               0.000      0.849 r
  U902/ZN (MOAI22D1)                                0.050     0.040      0.889 f
  N113 (net)                     1        0.001               0.000      0.889 f
  acc_reg_15_/D (EDFQD1)                            0.050     0.000      0.889 f
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_15_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U594/ZN (INVD4)                                   0.037     0.035      0.702 r
  n397 (net)                     3        0.012               0.000      0.702 r
  U251/ZN (NR2D4)                                   0.049     0.033      0.736 f
  n884 (net)                    19        0.024               0.000      0.736 f
  U849/ZN (AOI222D1)                                0.123     0.114      0.849 r
  n569 (net)                     1        0.001               0.000      0.849 r
  U850/ZN (MOAI22D1)                                0.050     0.040      0.889 f
  N112 (net)                     1        0.001               0.000      0.889 f
  acc_reg_14_/D (EDFQD1)                            0.050     0.000      0.889 f
  data arrival time                                                      0.889

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_14_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.889
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_2_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_4_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_6_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_8_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_10_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_12_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_14_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_16_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_18_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_0_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_1_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_3_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_5_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_7_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_9_/E (EDFKCNQD1)                          0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_11_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_13_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_15_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_17_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_reg_1_/CP (EDFQD1)                              0.000     0.000      0.000 r
  i_reg_1_/Q (EDFQD1)                               0.023     0.130      0.130 f
  i[1] (net)                     2        0.002               0.000      0.130 f
  U938/ZN (NR3D0)                                   0.060     0.053      0.183 r
  n798 (net)                     1        0.001               0.000      0.183 r
  U211/ZN (ND2D0)                                   0.056     0.052      0.236 f
  n813 (net)                     2        0.002               0.000      0.236 f
  U203/ZN (INVD1)                                   0.053     0.045      0.281 r
  n809 (net)                     2        0.005               0.000      0.281 r
  U200/ZN (CKND2D1)                                 0.079     0.040      0.321 f
  n815 (net)                     3        0.003               0.000      0.321 f
  U166/ZN (NR2D1)                                   0.662     0.385      0.706 r
  n891 (net)                    20        0.038               0.000      0.706 r
  val_reg_19_/E (EDFKCNQD1)                         0.662     0.000      0.706 r
  data arrival time                                                      0.706

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_19_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.282      0.718
  data required time                                                     0.718
  -------------------------------------------------------------------------------
  data required time                                                     0.718
  data arrival time                                                     -0.706
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U594/ZN (INVD4)                                   0.037     0.035      0.702 r
  n397 (net)                     3        0.012               0.000      0.702 r
  U771/Z (BUFFD8)                                   0.034     0.050      0.752 r
  n882 (net)                    20        0.023               0.000      0.752 r
  U253/ZN (INVD0)                                   0.017     0.021      0.773 f
  n93 (net)                      1        0.001               0.000      0.773 f
  U950/ZN (CKND2D0)                                 0.054     0.038      0.810 r
  quo_next[0] (net)              2        0.002               0.000      0.810 r
  val_reg_0_/D (EDFKCNQD1)                          0.054     0.000      0.810 r
  data arrival time                                                      0.810

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.176      0.824
  data required time                                                     0.824
  -------------------------------------------------------------------------------
  data required time                                                     0.824
  data arrival time                                                     -0.810
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U594/ZN (INVD4)                                   0.037     0.035      0.702 r
  n397 (net)                     3        0.012               0.000      0.702 r
  U771/Z (BUFFD8)                                   0.034     0.050      0.752 r
  n882 (net)                    20        0.023               0.000      0.752 r
  U253/ZN (INVD0)                                   0.017     0.021      0.773 f
  n93 (net)                      1        0.001               0.000      0.773 f
  U950/ZN (CKND2D0)                                 0.054     0.038      0.810 r
  quo_next[0] (net)              2        0.002               0.000      0.810 r
  U643/ZN (INVD0)                                   0.022     0.026      0.836 f
  n824 (net)                     1        0.001               0.000      0.836 f
  U555/ZN (NR2D0)                                   0.065     0.045      0.881 r
  N121 (net)                     1        0.001               0.000      0.881 r
  quo_reg_0_/D (EDFQD1)                             0.065     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.105      0.895
  data required time                                                     0.895
  -------------------------------------------------------------------------------
  data required time                                                     0.895
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_0_/E (EDFQD4)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_0_/CP (EDFQD4)                                      0.000      1.000 r
  library setup time                                         -0.160      0.840
  data required time                                                     0.840
  -------------------------------------------------------------------------------
  data required time                                                     0.840
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.107


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U786/ZN (CKND2D1)                                 0.057     0.047      0.714 r
  n570 (net)                     3        0.003               0.000      0.714 r
  val_reg_1_/D (EDFKCNQD1)                          0.057     0.000      0.714 r
  data arrival time                                                      0.714

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.177      0.823
  data required time                                                     0.823
  -------------------------------------------------------------------------------
  data required time                                                     0.823
  data arrival time                                                     -0.714
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.110


  Startpoint: b1_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  b1_reg_6_/CP (EDFQD4)                             0.000     0.000      0.000 r
  b1_reg_6_/Q (EDFQD4)                              0.031     0.114      0.114 r
  b1[6] (net)                    7        0.009               0.000      0.114 r
  U254/ZN (NR2D1)                                   0.020     0.021      0.135 f
  n150 (net)                     2        0.002               0.000      0.135 f
  U149/ZN (NR2XD0)                                  0.071     0.050      0.185 r
  n165 (net)                     3        0.003               0.000      0.185 r
  U681/ZN (ND2D1)                                   0.041     0.041      0.226 f
  n172 (net)                     1        0.002               0.000      0.226 f
  U682/ZN (OAI21D2)                                 0.089     0.067      0.293 r
  n255 (net)                     5        0.007               0.000      0.293 r
  U228/ZN (INVD1)                                   0.037     0.038      0.331 f
  n86 (net)                      3        0.004               0.000      0.331 f
  U238/ZN (OAI21D1)                                 0.055     0.042      0.373 r
  n185 (net)                     1        0.002               0.000      0.373 r
  U689/ZN (XNR2D1)                                  0.044     0.087      0.460 f
  n239 (net)                     2        0.003               0.000      0.460 f
  U240/ZN (AOI22D2)                                 0.059     0.056      0.516 r
  n206 (net)                     2        0.002               0.000      0.516 r
  U167/Z (OA211D1)                                  0.054     0.102      0.618 r
  n82 (net)                      1        0.004               0.000      0.618 r
  U733/ZN (OAI211D4)                                0.057     0.049      0.667 f
  n810 (net)                     2        0.006               0.000      0.667 f
  U786/ZN (CKND2D1)                                 0.057     0.047      0.714 r
  n570 (net)                     3        0.003               0.000      0.714 r
  U972/ZN (INVD0)                                   0.023     0.026      0.740 f
  n825 (net)                     1        0.001               0.000      0.740 f
  U646/ZN (NR2D0)                                   0.065     0.045      0.785 r
  N122 (net)                     1        0.001               0.000      0.785 r
  quo_reg_1_/D (EDFQD1)                             0.065     0.000      0.785 r
  data arrival time                                                      0.785

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.105      0.895
  data required time                                                     0.895
  -------------------------------------------------------------------------------
  data required time                                                     0.895
  data arrival time                                                     -0.785
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.111


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_20_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_20_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_0_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_2_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_4_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_4_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_6_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_6_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_8_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_8_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_10_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_10_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_12_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_12_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_14_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_14_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_16_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_16_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_18_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_18_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_1_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_3_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_5_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_5_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_7_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_7_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_9_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_9_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_11_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_11_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_13_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_13_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_15_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_15_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_17_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_17_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  quo_reg_19_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_19_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_3_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_4_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_4_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_6_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_6_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_7_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_7_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_8_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_8_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_10_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_10_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_11_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_11_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_12_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_12_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_13_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_13_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_14_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_14_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_15_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_15_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_16_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_16_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_17_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_17_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_18_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_18_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_19_/E (EDFQD1)                            0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_19_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_2_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_5_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_5_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_9_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_9_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U949/ZN (OAI21D4)                                 0.342     0.220      0.733 r
  n892 (net)                    41        0.074               0.000      0.733 r
  acc_reg_1_/E (EDFQD1)                             0.342     0.000      0.733 r
  data arrival time                                                      0.733

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.733
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.124


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U562/ZN (AOI211D0)                                0.136     0.130      0.642 r
  N94 (net)                      1        0.001               0.000      0.642 r
  i_reg_1_/D (EDFQD1)                               0.136     0.000      0.642 r
  data arrival time                                                      0.642

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  i_reg_1_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.120      0.880
  data required time                                                     0.880
  -------------------------------------------------------------------------------
  data required time                                                     0.880
  data arrival time                                                     -0.642
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U560/ZN (AOI211D0)                                0.136     0.130      0.642 r
  N96 (net)                      1        0.001               0.000      0.642 r
  i_reg_3_/D (EDFQD1)                               0.136     0.000      0.642 r
  data arrival time                                                      0.642

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  i_reg_3_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.120      0.880
  data required time                                                     0.880
  -------------------------------------------------------------------------------
  data required time                                                     0.880
  data arrival time                                                     -0.642
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U558/ZN (AOI211D0)                                0.136     0.126      0.639 r
  N97 (net)                      1        0.001               0.000      0.639 r
  i_reg_4_/D (EDFQD1)                               0.136     0.000      0.639 r
  data arrival time                                                      0.639

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  i_reg_4_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.120      0.880
  data required time                                                     0.880
  -------------------------------------------------------------------------------
  data required time                                                     0.880
  data arrival time                                                     -0.639
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.241


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U212/ZN (INVD2)                                   0.103     0.102      0.513 f
  n889 (net)                    27        0.033               0.000      0.513 f
  U564/ZN (NR2D0)                                   0.065     0.065      0.578 r
  N93 (net)                      1        0.001               0.000      0.578 r
  i_reg_0_/D (EDFQD1)                               0.065     0.000      0.578 r
  data arrival time                                                      0.578

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  i_reg_0_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.105      0.895
  data required time                                                     0.895
  -------------------------------------------------------------------------------
  data required time                                                     0.895
  data arrival time                                                     -0.578
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.317


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U561/Z (OA211D0)                                  0.045     0.138      0.549 r
  N95 (net)                      1        0.001               0.000      0.549 r
  i_reg_2_/D (EDFQD1)                               0.045     0.000      0.549 r
  data arrival time                                                      0.549

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  i_reg_2_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.549
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.351


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U970/Z (AO22D0)                                   0.050     0.102      0.513 r
  N98 (net)                      1        0.001               0.000      0.513 r
  acc_reg_0_/D (EDFQD4)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_0_/CP (EDFQD4)                                      0.000      1.000 r
  library setup time                                         -0.107      0.893
  data required time                                                     0.893
  -------------------------------------------------------------------------------
  data required time                                                     0.893
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.380


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U957/Z (AO22D0)                                   0.050     0.102      0.513 r
  N123 (net)                     1        0.001               0.000      0.513 r
  quo_reg_2_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U959/Z (AO22D0)                                   0.050     0.102      0.513 r
  N125 (net)                     1        0.001               0.000      0.513 r
  quo_reg_4_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_4_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U969/Z (AO22D0)                                   0.050     0.102      0.513 r
  N127 (net)                     1        0.001               0.000      0.513 r
  quo_reg_6_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_6_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U954/Z (AO22D0)                                   0.050     0.102      0.513 r
  N129 (net)                     1        0.001               0.000      0.513 r
  quo_reg_8_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_8_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U952/Z (AO22D0)                                   0.050     0.102      0.513 r
  N131 (net)                     1        0.001               0.000      0.513 r
  quo_reg_10_/D (EDFQD1)                            0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_10_/CP (EDFQD1)                                     0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U963/Z (AO22D0)                                   0.050     0.102      0.513 r
  N124 (net)                     1        0.001               0.000      0.513 r
  quo_reg_3_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U961/Z (AO22D0)                                   0.050     0.102      0.513 r
  N126 (net)                     1        0.001               0.000      0.513 r
  quo_reg_5_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_5_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U966/Z (AO22D0)                                   0.050     0.102      0.513 r
  N128 (net)                     1        0.001               0.000      0.513 r
  quo_reg_7_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_7_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U968/Z (AO22D0)                                   0.050     0.102      0.513 r
  N130 (net)                     1        0.001               0.000      0.513 r
  quo_reg_9_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_9_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD2)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD2)                            0.234     0.227      0.227 r
  busy (net)                     5        0.054               0.000      0.227 r
  U214/Z (AN2D1)                                    0.171     0.184      0.411 r
  n814 (net)                    22        0.019               0.000      0.411 r
  U971/Z (AO22D0)                                   0.050     0.102      0.513 r
  N99 (net)                      1        0.001               0.000      0.513 r
  acc_reg_1_/D (EDFQD1)                             0.050     0.000      0.513 r
  data arrival time                                                      0.513

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.513
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.387


1
