Partition Merge report for IT_HW_9
Mon Mar 14 15:34:24 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Mon Mar 14 15:34:24 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_HW_9                                         ;
; Top-level Entity Name           ; IT_HW_9                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,257 / 41,910 ( 3 % )                          ;
; Total registers                 ; 1956                                            ;
; Total pins                      ; 24 / 499 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 11,904 / 5,662,720 ( < 1 % )                    ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File              ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                     ;
+------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Partition Name   ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                                          ;
+------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Top              ; Disengaged             ; 85.51% (1298 / 1518)           ; 0.00% (0 / 1518)              ; Rapid Recompile disengaged: Design change is too large for Rapid Recompile, full compilation performed instead ;
; sld_hub:auto_hub ; Engaged                ; 49.15% (202 / 411)             ; 41.85% (172 / 411)            ;                                                                                                                ;
+------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                    ; 93                      ;
; |IT_HW_9                                                                                                                                                                                                                                                                                                                         ; 89                      ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                              ; 8                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_0:pio_0                                                                                                                                                                                                                                                                                          ; 8                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                            ; 5                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; 4                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                               ; 4                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                              ; 3                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; 3                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                 ; 2                       ;
; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                         ; 151                     ;
; |sld_hub                                                                                                                                                                                                                                                                                                                         ; 80                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg ; 49                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                  ; 3                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                     ;
+---------------------------------+-----------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                    ; Previous Value ; Current Value      ;
+---------------------------------+-----------------------------------------------------------+----------------+--------------------+
; USE_SIGNALTAP_FILE              ;                                                           ; --             ; HW_8.stp           ;
; ENABLE_SIGNALTAP                ;                                                           ; --             ; ON                 ;
; SLD_NODE_CREATOR_ID             ;                                                           ; --             ; 110                ;
; SLD_NODE_ENTITY_NAME            ;                                                           ; --             ; sld_signaltap      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CLOCK_50                                                  ; --             ; acq_clk            ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_read          ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_read          ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_readdatavalid ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_readdatavalid ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_reset_reset   ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_reset_reset   ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_waitrequest   ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_waitrequest   ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_write         ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_write         ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[0]                 ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[0]                 ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[1]                 ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[1]                 ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|chipselect                 ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|chipselect                 ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[0]                ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[0]                ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[1]                ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[1]                ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[2]                ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[2]                ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[3]                ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[3]                ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[4]                ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[4]                ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[5]                ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[5]                ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[6]                ; --             ; acq_trigger_in[22] ;
+---------------------------------+-----------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 241 changed assignments


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                         ; Details ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                  ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                 ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                 ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|src_valid                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|src_valid                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_reset_reset   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_reset_reset   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|av_waitrequest~5                                                                                  ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|av_waitrequest~5                                                                                  ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|master_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                           ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                           ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                           ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                           ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|chipselect                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_begintransfer~1                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|chipselect                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_begintransfer~1                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[0]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[1]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[2]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[3]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[4]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[5]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[6]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|out_port[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|data_out[7]                                                                                                                                                                ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[0]~0                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[0]~0                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[1]~2                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[1]~2                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[2]~4                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[2]~4                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[3]~6                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[3]~6                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[4]~8                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[4]~8                                                                                                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[5]~10                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[5]~10                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[6]~12                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[6]~12                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[7]~14                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[7]~14                                                                                                                                                             ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|readdata[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                       ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|write_n                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_write~_wirecell                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|write_n                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_write~_wirecell                                                                              ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                                                                                        ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                         ; N/A     ;
; HW_8_PD:u1|HW_8_PD_pio_0:pio_0|writedata[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                       ; N/A     ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                                                                            ; Partition ; Type          ; Location ; Status      ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; CLOCK2_50                                                                                                                       ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK2_50                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK2_50~input                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; CLOCK3_50                                                                                                                       ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK3_50                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK3_50~input                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; CLOCK4_50                                                                                                                       ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK4_50                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK4_50~input                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; CLOCK_50                                                                                                                        ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK_50                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK_50~input                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[0]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[0]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[0]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[1]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[1]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[1]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[2]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[2]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[2]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[3]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[3]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[3]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[4]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[4]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[4]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[5]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[5]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[5]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[6]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[6]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[6]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[7]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[7]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[7]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[8]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[8]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[8]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; LEDR[9]                                                                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[9]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[9]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[0]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[0]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[0]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[1]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[1]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[1]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[2]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[2]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[2]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[3]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[3]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[3]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[4]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[4]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[4]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[5]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[5]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[5]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[6]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[6]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[6]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[7]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[7]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[7]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[8]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[8]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[8]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; SW[9]                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[9]                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[9]~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tck                                                                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tdi                                                                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tdo                                                                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tms                                                                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; jtag.bp.u1_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_master_0_master_read                                                                                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_master_0_master_readdatavalid                                                                                     ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_master_0_master_reset_reset                                                                                       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_master_0_master_waitrequest                                                                                       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_master_0_master_write                                                                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_address_0_                                                                                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_address_1_                                                                                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_chipselect                                                                                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_0_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_1_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_2_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_3_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_4_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_5_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_6_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_data_out_7_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_0_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_1_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_2_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_3_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_4_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_5_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_6_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_out_port_7_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_0_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_10_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_11_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_12_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_13_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_14_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_15_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_16_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_17_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_18_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_19_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_1_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_20_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_21_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_22_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_23_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_24_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_25_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_26_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_27_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_28_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_29_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_2_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_30_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_31_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_3_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_4_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_5_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_6_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_7_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_8_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_readdata_9_                                                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_write_n                                                                                                     ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_0_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_10_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_11_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_12_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_13_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_14_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_15_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_16_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_17_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_18_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_19_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_1_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_20_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_21_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_22_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_23_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_24_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_25_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_26_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_27_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_28_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_29_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_2_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_30_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_31_                                                                                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_3_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_4_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_5_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_6_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_7_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_8_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
; pre_syn.bp.u1_pio_0_writedata_9_                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                 ;           ;               ;          ;             ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1156           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1118           ;
;     -- 7 input functions                    ; 8              ;
;     -- 6 input functions                    ; 270            ;
;     -- 5 input functions                    ; 265            ;
;     -- 4 input functions                    ; 172            ;
;     -- <=3 input functions                  ; 403            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1956           ;
;                                             ;                ;
; I/O pins                                    ; 24             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 11904          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1195           ;
; Total fan-out                               ; 12655          ;
; Average fan-out                             ; 3.91           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 89           ; 128          ; 89           ; 11392 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Mon Mar 14 15:34:19 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off IT_HW_9 -c IT_HW_9 --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 211 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 11
Info (21057): Implemented 2686 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2560 logic cells
    Info (21064): Implemented 97 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Mon Mar 14 15:34:24 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


