#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020076bfad40 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v0000020076c45210_0 .net "PC", 5 0, v0000020076c3f560_0;  1 drivers
v0000020076c44270_0 .var "clk", 0 0;
v0000020076c45cb0_0 .net "clkout", 0 0, L_0000020076bec810;  1 drivers
v0000020076c44db0_0 .net "cycles_consumed", 31 0, v0000020076c44ef0_0;  1 drivers
v0000020076c45df0_0 .net "regs0", 31 0, L_0000020076bec960;  1 drivers
v0000020076c446d0_0 .net "regs1", 31 0, L_0000020076bec180;  1 drivers
v0000020076c45e90_0 .net "regs2", 31 0, L_0000020076bec030;  1 drivers
v0000020076c44770_0 .net "regs3", 31 0, L_0000020076beca40;  1 drivers
v0000020076c45170_0 .net "regs4", 31 0, L_0000020076becb90;  1 drivers
v0000020076c448b0_0 .net "regs5", 31 0, L_0000020076becc00;  1 drivers
v0000020076c43ff0_0 .var "rst", 0 0;
S_0000020076bf26e0 .scope module, "cpu" "processor" 2 46, 3 4 0, S_0000020076bfad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clkout";
L_0000020076becd50 .functor OR 1, v0000020076c44270_0, v0000020076c3ee50_0, C4<0>, C4<0>;
L_0000020076bec810 .functor BUFZ 1, L_0000020076becd50, C4<0>, C4<0>, C4<0>;
L_0000020076bec490 .functor NOT 1, L_0000020076becd50, C4<0>, C4<0>, C4<0>;
v0000020076c40320_0 .net "ALUOp", 2 0, v0000020076c3d2d0_0;  1 drivers
v0000020076c40500_0 .net "ALUResult", 31 0, v0000020076c401e0_0;  1 drivers
v0000020076c40b40_0 .net "ALUSrc", 0 0, v0000020076c3d0f0_0;  1 drivers
v0000020076c40d20_0 .net "ALUin2", 31 0, L_0000020076caabb0;  1 drivers
v0000020076c40be0_0 .net "Branch", 0 0, v0000020076c3d370_0;  1 drivers
v0000020076c40640_0 .net "MemReadEn", 0 0, v0000020076c3d410_0;  1 drivers
v0000020076c405a0_0 .net "MemWriteEn", 0 0, v0000020076c3dcd0_0;  1 drivers
v0000020076c40780_0 .net "MemtoReg", 0 0, v0000020076c3db90_0;  1 drivers
v0000020076c3f740_0 .net "PC", 5 0, v0000020076c3f560_0;  alias, 1 drivers
v0000020076c40960_0 .net "PCPlus1", 5 0, L_0000020076c45030;  1 drivers
v0000020076c40a00_0 .net "PCsrc", 0 0, L_0000020076bec1f0;  1 drivers
v0000020076c45d50_0 .net "RegDst", 0 0, v0000020076c3dc30_0;  1 drivers
v0000020076c44450_0 .net "RegWriteEn", 0 0, v0000020076c3edb0_0;  1 drivers
v0000020076c45a30_0 .net "WriteRegister", 4 0, L_0000020076caab10;  1 drivers
v0000020076c453f0_0 .net "adderResult", 5 0, L_0000020076caa2f0;  1 drivers
v0000020076c45350_0 .net "clk", 0 0, L_0000020076becd50;  1 drivers
v0000020076c443b0_0 .net "clkout", 0 0, L_0000020076bec810;  alias, 1 drivers
v0000020076c44ef0_0 .var "cycles_consumed", 31 0;
v0000020076c44810_0 .net "extImm", 31 0, L_0000020076caaa70;  1 drivers
v0000020076c45ad0_0 .net "funct", 5 0, L_0000020076c44e50;  1 drivers
v0000020076c45990_0 .net "hlt", 0 0, v0000020076c3ee50_0;  1 drivers
v0000020076c44bd0_0 .net "imm", 15 0, L_0000020076c44a90;  1 drivers
v0000020076c45670_0 .net "input_clk", 0 0, v0000020076c44270_0;  1 drivers
v0000020076c45b70_0 .net "instruction", 31 0, L_0000020076bec260;  1 drivers
v0000020076c458f0_0 .net "memoryReadData", 31 0, v0000020076c3f240_0;  1 drivers
v0000020076c452b0_0 .net "nextPC", 5 0, L_0000020076caac50;  1 drivers
v0000020076c444f0_0 .net "opCode", 5 0, L_0000020076c45490;  1 drivers
v0000020076c44310_0 .net "rd", 4 0, L_0000020076c44950;  1 drivers
v0000020076c44130_0 .net "readData1", 31 0, L_0000020076bebf50;  1 drivers
v0000020076c45710_0 .net "readData2", 31 0, L_0000020076bec2d0;  1 drivers
v0000020076c450d0_0 .net "regs0", 31 0, L_0000020076bec960;  alias, 1 drivers
v0000020076c44590_0 .net "regs1", 31 0, L_0000020076bec180;  alias, 1 drivers
v0000020076c44630_0 .net "regs2", 31 0, L_0000020076bec030;  alias, 1 drivers
v0000020076c44f90_0 .net "regs3", 31 0, L_0000020076beca40;  alias, 1 drivers
v0000020076c44c70_0 .net "regs4", 31 0, L_0000020076becb90;  alias, 1 drivers
v0000020076c457b0_0 .net "regs5", 31 0, L_0000020076becc00;  alias, 1 drivers
v0000020076c45850_0 .net "rs", 4 0, L_0000020076c44090;  1 drivers
v0000020076c44d10_0 .net "rst", 0 0, v0000020076c43ff0_0;  1 drivers
v0000020076c45c10_0 .net "rt", 4 0, L_0000020076c441d0;  1 drivers
v0000020076c449f0_0 .net "writeData", 31 0, L_0000020076cab5b0;  1 drivers
v0000020076c44b30_0 .net "zero", 0 0, v0000020076c40c80_0;  1 drivers
L_0000020076c45490 .part L_0000020076bec260, 26, 6;
L_0000020076c44950 .part L_0000020076bec260, 11, 5;
L_0000020076c44090 .part L_0000020076bec260, 21, 5;
L_0000020076c441d0 .part L_0000020076bec260, 16, 5;
L_0000020076c44a90 .part L_0000020076bec260, 0, 16;
L_0000020076c44e50 .part L_0000020076bec260, 0, 6;
L_0000020076cab470 .part L_0000020076c44a90, 0, 6;
L_0000020076caa430 .part v0000020076c401e0_0, 0, 8;
S_0000020076bfa5e0 .scope module, "ALUMux" "mux2x1" 3 80, 4 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020076bea910 .param/l "size" 0 4 1, +C4<00000000000000000000000000100000>;
L_0000020076bebfc0 .functor NOT 1, v0000020076c3d0f0_0, C4<0>, C4<0>, C4<0>;
v0000020076bed100_0 .net *"_ivl_0", 0 0, L_0000020076bebfc0;  1 drivers
v0000020076bede20_0 .net "in1", 31 0, L_0000020076bec2d0;  alias, 1 drivers
v0000020076bed420_0 .net "in2", 31 0, L_0000020076caaa70;  alias, 1 drivers
v0000020076bed4c0_0 .net "out", 31 0, L_0000020076caabb0;  alias, 1 drivers
v0000020076bedec0_0 .net "s", 0 0, v0000020076c3d0f0_0;  alias, 1 drivers
L_0000020076caabb0 .functor MUXZ 32, L_0000020076caaa70, L_0000020076bec2d0, L_0000020076bebfc0, C4<>;
S_0000020076bfa770 .scope module, "CU" "controlUnit" 3 64, 5 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opCode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemReadEn";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 3 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWriteEn";
    .port_info 9 /OUTPUT 1 "RegWriteEn";
    .port_info 10 /OUTPUT 1 "ALUSrc";
    .port_info 11 /OUTPUT 1 "hlt";
P_0000020076bbf210 .param/l "_RType" 0 5 15, C4<000000>;
P_0000020076bbf248 .param/l "_add_" 0 5 16, C4<100000>;
P_0000020076bbf280 .param/l "_addi" 0 5 15, C4<001000>;
P_0000020076bbf2b8 .param/l "_and_" 0 5 16, C4<100100>;
P_0000020076bbf2f0 .param/l "_beq" 0 5 15, C4<000100>;
P_0000020076bbf328 .param/l "_lw" 0 5 15, C4<100011>;
P_0000020076bbf360 .param/l "_or_" 0 5 16, C4<100101>;
P_0000020076bbf398 .param/l "_slt_" 0 5 16, C4<101010>;
P_0000020076bbf3d0 .param/l "_sub_" 0 5 16, C4<100010>;
P_0000020076bbf408 .param/l "_sw" 0 5 15, C4<101011>;
P_0000020076bbf440 .param/l "hlt_inst" 0 5 16, C4<111111>;
v0000020076c3d2d0_0 .var "ALUOp", 2 0;
v0000020076c3d0f0_0 .var "ALUSrc", 0 0;
v0000020076c3d370_0 .var "Branch", 0 0;
v0000020076c3d410_0 .var "MemReadEn", 0 0;
v0000020076c3dcd0_0 .var "MemWriteEn", 0 0;
v0000020076c3db90_0 .var "MemtoReg", 0 0;
v0000020076c3dc30_0 .var "RegDst", 0 0;
v0000020076c3edb0_0 .var "RegWriteEn", 0 0;
v0000020076c3deb0_0 .net "funct", 5 0, L_0000020076c44e50;  alias, 1 drivers
v0000020076c3ee50_0 .var "hlt", 0 0;
v0000020076c3d230_0 .net "opCode", 5 0, L_0000020076c45490;  alias, 1 drivers
v0000020076c3d9b0_0 .net "rst", 0 0, v0000020076c43ff0_0;  alias, 1 drivers
E_0000020076bea990 .event anyedge, v0000020076c3d9b0_0, v0000020076c3d230_0, v0000020076c3deb0_0;
S_0000020076bbf480 .scope module, "PCAdder" "adder" 3 55, 6 3 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /OUTPUT 6 "out";
P_0000020076bea050 .param/l "size" 0 6 5, +C4<00000000000000000000000000000110>;
v0000020076c3ed10_0 .net "in1", 5 0, v0000020076c3f560_0;  alias, 1 drivers
L_0000020076c62018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000020076c3d7d0_0 .net "in2", 5 0, L_0000020076c62018;  1 drivers
v0000020076c3d690_0 .net "out", 5 0, L_0000020076c45030;  alias, 1 drivers
L_0000020076c45030 .arith/sum 6, v0000020076c3f560_0, L_0000020076c62018;
S_0000020076ba9c80 .scope module, "PCMux" "mux2x1" 3 96, 4 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 6 "out";
P_0000020076beaa90 .param/l "size" 0 4 1, +C4<00000000000000000000000000000110>;
L_0000020076becc70 .functor NOT 1, L_0000020076bec1f0, C4<0>, C4<0>, C4<0>;
v0000020076c3e590_0 .net *"_ivl_0", 0 0, L_0000020076becc70;  1 drivers
v0000020076c3cfb0_0 .net "in1", 5 0, L_0000020076c45030;  alias, 1 drivers
v0000020076c3e130_0 .net "in2", 5 0, L_0000020076caa2f0;  alias, 1 drivers
v0000020076c3d730_0 .net "out", 5 0, L_0000020076caac50;  alias, 1 drivers
v0000020076c3d870_0 .net "s", 0 0, L_0000020076bec1f0;  alias, 1 drivers
L_0000020076caac50 .functor MUXZ 6, L_0000020076caa2f0, L_0000020076c45030, L_0000020076becc70, C4<>;
S_0000020076ba9e10 .scope module, "RF" "registerFile" 3 70, 7 3 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000020076bebf50 .functor BUFZ 32, L_0000020076caaf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020076bec2d0 .functor BUFZ 32, L_0000020076caa250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_1 .array/port v0000020076c3e090, 1;
L_0000020076bec960 .functor BUFZ 32, v0000020076c3e090_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_2 .array/port v0000020076c3e090, 2;
L_0000020076bec180 .functor BUFZ 32, v0000020076c3e090_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_3 .array/port v0000020076c3e090, 3;
L_0000020076bec030 .functor BUFZ 32, v0000020076c3e090_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_4 .array/port v0000020076c3e090, 4;
L_0000020076beca40 .functor BUFZ 32, v0000020076c3e090_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_5 .array/port v0000020076c3e090, 5;
L_0000020076becb90 .functor BUFZ 32, v0000020076c3e090_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e090_6 .array/port v0000020076c3e090, 6;
L_0000020076becc00 .functor BUFZ 32, v0000020076c3e090_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c3e450_0 .net *"_ivl_0", 31 0, L_0000020076caaf70;  1 drivers
v0000020076c3d050_0 .net *"_ivl_10", 6 0, L_0000020076caa930;  1 drivers
L_0000020076c620f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020076c3ea90_0 .net *"_ivl_13", 1 0, L_0000020076c620f0;  1 drivers
v0000020076c3e770_0 .net *"_ivl_2", 6 0, L_0000020076cabf10;  1 drivers
L_0000020076c620a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020076c3d910_0 .net *"_ivl_5", 1 0, L_0000020076c620a8;  1 drivers
v0000020076c3dd70_0 .net *"_ivl_8", 31 0, L_0000020076caa250;  1 drivers
v0000020076c3e310_0 .net "clk", 0 0, L_0000020076becd50;  alias, 1 drivers
v0000020076c3e950_0 .var/i "i", 31 0;
v0000020076c3dff0_0 .net "readData1", 31 0, L_0000020076bebf50;  alias, 1 drivers
v0000020076c3de10_0 .net "readData2", 31 0, L_0000020076bec2d0;  alias, 1 drivers
v0000020076c3d550_0 .net "readRegister1", 4 0, L_0000020076c44090;  alias, 1 drivers
v0000020076c3df50_0 .net "readRegister2", 4 0, L_0000020076c441d0;  alias, 1 drivers
v0000020076c3e090 .array "registers", 31 0, 31 0;
v0000020076c3eb30_0 .net "regs0", 31 0, L_0000020076bec960;  alias, 1 drivers
v0000020076c3e1d0_0 .net "regs1", 31 0, L_0000020076bec180;  alias, 1 drivers
v0000020076c3d190_0 .net "regs2", 31 0, L_0000020076bec030;  alias, 1 drivers
v0000020076c3e270_0 .net "regs3", 31 0, L_0000020076beca40;  alias, 1 drivers
v0000020076c3e3b0_0 .net "regs4", 31 0, L_0000020076becb90;  alias, 1 drivers
v0000020076c3e4f0_0 .net "regs5", 31 0, L_0000020076becc00;  alias, 1 drivers
v0000020076c3e630_0 .net "rst", 0 0, v0000020076c43ff0_0;  alias, 1 drivers
v0000020076c3e6d0_0 .net "we", 0 0, v0000020076c3edb0_0;  alias, 1 drivers
v0000020076c3d5f0_0 .net "writeData", 31 0, L_0000020076cab5b0;  alias, 1 drivers
v0000020076c3e810_0 .net "writeRegister", 4 0, L_0000020076caab10;  alias, 1 drivers
E_0000020076bea710/0 .event negedge, v0000020076c3d9b0_0;
E_0000020076bea710/1 .event posedge, v0000020076c3e310_0;
E_0000020076bea710 .event/or E_0000020076bea710/0, E_0000020076bea710/1;
L_0000020076caaf70 .array/port v0000020076c3e090, L_0000020076cabf10;
L_0000020076cabf10 .concat [ 5 2 0 0], L_0000020076c44090, L_0000020076c620a8;
L_0000020076caa250 .array/port v0000020076c3e090, L_0000020076caa930;
L_0000020076caa930 .concat [ 5 2 0 0], L_0000020076c441d0, L_0000020076c620f0;
S_0000020076b98e00 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 35, 7 35 0, S_0000020076ba9e10;
 .timescale 0 0;
v0000020076c3e8b0_0 .var/i "i", 31 0;
S_0000020076b98f90 .scope module, "RFMux" "mux2x1" 3 68, 4 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020076bea090 .param/l "size" 0 4 1, +C4<00000000000000000000000000000101>;
L_0000020076bec9d0 .functor NOT 1, v0000020076c3dc30_0, C4<0>, C4<0>, C4<0>;
v0000020076c3e9f0_0 .net *"_ivl_0", 0 0, L_0000020076bec9d0;  1 drivers
v0000020076c3ebd0_0 .net "in1", 4 0, L_0000020076c441d0;  alias, 1 drivers
v0000020076c3ec70_0 .net "in2", 4 0, L_0000020076c44950;  alias, 1 drivers
v0000020076c3da50_0 .net "out", 4 0, L_0000020076caab10;  alias, 1 drivers
v0000020076c3d4b0_0 .net "s", 0 0, v0000020076c3dc30_0;  alias, 1 drivers
L_0000020076caab10 .functor MUXZ 5, L_0000020076c44950, L_0000020076c441d0, L_0000020076bec9d0, C4<>;
S_0000020076b4afe0 .scope module, "SignExtend" "SignExtender" 3 78, 8 4 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000020076c3daf0_0 .net *"_ivl_1", 0 0, L_0000020076cabb50;  1 drivers
v0000020076c3fc40_0 .net *"_ivl_2", 15 0, L_0000020076caa9d0;  1 drivers
v0000020076c403c0_0 .net "in", 15 0, L_0000020076c44a90;  alias, 1 drivers
v0000020076c3f380_0 .net "out", 31 0, L_0000020076caaa70;  alias, 1 drivers
L_0000020076cabb50 .part L_0000020076c44a90, 15, 1;
LS_0000020076caa9d0_0_0 .concat [ 1 1 1 1], L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50;
LS_0000020076caa9d0_0_4 .concat [ 1 1 1 1], L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50;
LS_0000020076caa9d0_0_8 .concat [ 1 1 1 1], L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50;
LS_0000020076caa9d0_0_12 .concat [ 1 1 1 1], L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50, L_0000020076cabb50;
L_0000020076caa9d0 .concat [ 4 4 4 4], LS_0000020076caa9d0_0_0, LS_0000020076caa9d0_0_4, LS_0000020076caa9d0_0_8, LS_0000020076caa9d0_0_12;
L_0000020076caaa70 .concat [ 16 16 0 0], L_0000020076c44a90, L_0000020076caa9d0;
S_0000020076b4b170 .scope module, "WBMux" "mux2x1" 3 95, 4 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020076bea350 .param/l "size" 0 4 1, +C4<00000000000000000000000000100000>;
L_0000020076bec3b0 .functor NOT 1, v0000020076c3db90_0, C4<0>, C4<0>, C4<0>;
v0000020076c3fba0_0 .net *"_ivl_0", 0 0, L_0000020076bec3b0;  1 drivers
v0000020076c40820_0 .net "in1", 31 0, v0000020076c401e0_0;  alias, 1 drivers
v0000020076c408c0_0 .net "in2", 31 0, v0000020076c3f240_0;  alias, 1 drivers
v0000020076c40460_0 .net "out", 31 0, L_0000020076cab5b0;  alias, 1 drivers
v0000020076c3f7e0_0 .net "s", 0 0, v0000020076c3db90_0;  alias, 1 drivers
L_0000020076cab5b0 .functor MUXZ 32, v0000020076c3f240_0, v0000020076c401e0_0, L_0000020076bec3b0, C4<>;
S_0000020076bb4020 .scope module, "alu" "ALU" 3 82, 9 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 3 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020076bb41b0 .param/l "_ADD" 0 9 24, C4<000>;
P_0000020076bb41e8 .param/l "_AND" 0 9 24, C4<010>;
P_0000020076bb4220 .param/l "_OR" 0 9 25, C4<011>;
P_0000020076bb4258 .param/l "_SLT" 0 9 25, C4<100>;
P_0000020076bb4290 .param/l "_SUB" 0 9 24, C4<001>;
P_0000020076bb42c8 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020076bb4300 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000011>;
v0000020076c3f880_0 .net "opSel", 2 0, v0000020076c3d2d0_0;  alias, 1 drivers
v0000020076c3fe20_0 .net "operand1", 31 0, L_0000020076bebf50;  alias, 1 drivers
v0000020076c3ff60_0 .net "operand2", 31 0, L_0000020076caabb0;  alias, 1 drivers
v0000020076c401e0_0 .var "result", 31 0;
v0000020076c40c80_0 .var "zero", 0 0;
E_0000020076bea790 .event anyedge, v0000020076c40820_0;
E_0000020076beadd0 .event anyedge, v0000020076c3d2d0_0, v0000020076c3dff0_0, v0000020076bed4c0_0;
S_0000020076b4d170 .scope module, "branchAdder" "adder" 3 86, 6 3 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /OUTPUT 6 "out";
P_0000020076beacd0 .param/l "size" 0 6 5, +C4<00000000000000000000000000000110>;
v0000020076c40e60_0 .net "in1", 5 0, v0000020076c3f560_0;  alias, 1 drivers
v0000020076c3fec0_0 .net "in2", 5 0, L_0000020076cab470;  1 drivers
v0000020076c40140_0 .net "out", 5 0, L_0000020076caa2f0;  alias, 1 drivers
L_0000020076caa2f0 .arith/sum 6, v0000020076c3f560_0, L_0000020076cab470;
S_0000020076b4d300 .scope module, "branchAnd" "ANDGate" 3 84, 10 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0000020076bec1f0 .functor AND 1, v0000020076c40c80_0, v0000020076c3d370_0, C4<1>, C4<1>;
v0000020076c3f060_0 .net "in1", 0 0, v0000020076c40c80_0;  alias, 1 drivers
v0000020076c3f100_0 .net "in2", 0 0, v0000020076c3d370_0;  alias, 1 drivers
v0000020076c406e0_0 .net "out", 0 0, L_0000020076bec1f0;  alias, 1 drivers
S_0000020076bba050 .scope module, "dataMemory" "DM" 3 89, 11 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020076c3fa60_0 .net "address", 7 0, L_0000020076caa430;  1 drivers
v0000020076c3fce0_0 .net "clock", 0 0, L_0000020076bec490;  1 drivers
v0000020076c3fb00_0 .net "data", 31 0, L_0000020076bec2d0;  alias, 1 drivers
v0000020076c3f4c0 .array "datamem", 0 255, 31 0;
v0000020076c3f1a0_0 .var/i "i", 31 0;
v0000020076c3f240_0 .var "q", 31 0;
v0000020076c3f2e0_0 .net "rden", 0 0, v0000020076c3d410_0;  alias, 1 drivers
v0000020076c3fd80_0 .net "wren", 0 0, v0000020076c3dcd0_0;  alias, 1 drivers
E_0000020076beac90 .event posedge, v0000020076c3fce0_0;
S_0000020076c43490 .scope module, "instructionMemory" "IM" 3 60, 12 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "q";
L_0000020076bec260 .functor BUFZ 32, L_0000020076c45530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020076c40dc0_0 .net *"_ivl_0", 31 0, L_0000020076c45530;  1 drivers
v0000020076c3f920_0 .net *"_ivl_2", 7 0, L_0000020076c455d0;  1 drivers
L_0000020076c62060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020076c3f420_0 .net *"_ivl_5", 1 0, L_0000020076c62060;  1 drivers
v0000020076c40000_0 .net "address", 5 0, L_0000020076caac50;  alias, 1 drivers
v0000020076c3efc0_0 .net "clock", 0 0, L_0000020076becd50;  alias, 1 drivers
v0000020076c3f600 .array "inst_mem", 0 63, 31 0;
v0000020076c400a0_0 .var "internal_address", 5 0;
v0000020076c3f9c0_0 .net "q", 31 0, L_0000020076bec260;  alias, 1 drivers
E_0000020076bea7d0 .event posedge, v0000020076c3e310_0;
L_0000020076c45530 .array/port v0000020076c3f600, L_0000020076c455d0;
L_0000020076c455d0 .concat [ 6 2 0 0], v0000020076c400a0_0, L_0000020076c62060;
S_0000020076c42fe0 .scope module, "pc" "programCounter" 3 53, 13 1 0, S_0000020076bf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "PCin";
    .port_info 3 /OUTPUT 6 "PCout";
v0000020076c40280_0 .net "PCin", 5 0, L_0000020076caac50;  alias, 1 drivers
v0000020076c3f560_0 .var "PCout", 5 0;
v0000020076c3f6a0_0 .net "clk", 0 0, L_0000020076becd50;  alias, 1 drivers
v0000020076c40aa0_0 .net "rst", 0 0, v0000020076c43ff0_0;  alias, 1 drivers
    .scope S_0000020076c42fe0;
T_0 ;
    %wait E_0000020076bea710;
    %load/vec4 v0000020076c40aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000020076c3f560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020076c40280_0;
    %assign/vec4 v0000020076c3f560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020076c43490;
T_1 ;
    %wait E_0000020076bea7d0;
    %load/vec4 v0000020076c40000_0;
    %assign/vec4 v0000020076c400a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020076c43490;
T_2 ;
    %pushi/vec4 536936457, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %pushi/vec4 272695298, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %pushi/vec4 270663678, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %pushi/vec4 537067523, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f600, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020076bfa770;
T_3 ;
    %wait E_0000020076bea990;
    %load/vec4 v0000020076c3d9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3ee50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3ee50_0, 0;
    %load/vec4 v0000020076c3d230_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3ee50_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %load/vec4 v0000020076c3deb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3db90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3db90_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020076c3d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d410_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020076c3d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020076c3d0f0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020076ba9e10;
T_4 ;
    %wait E_0000020076bea710;
    %fork t_1, S_0000020076b98e00;
    %jmp t_0;
    .scope S_0000020076b98e00;
t_1 ;
    %load/vec4 v0000020076c3e630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020076c3e8b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020076c3e8b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020076c3e8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3e090, 0, 4;
    %load/vec4 v0000020076c3e8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020076c3e8b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020076c3e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020076c3d5f0_0;
    %load/vec4 v0000020076c3e810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3e090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3e090, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020076ba9e10;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020076ba9e10;
T_5 ;
    %delay 10010, 0;
    %vpi_call 7 67 "$display", "Reading Register File : " {0 0 0};
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000020076c3e950_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020076c3e950_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000020076c3e950_0;
    %load/vec4a v0000020076c3e090, 4;
    %ix/getv/s 4, v0000020076c3e950_0;
    %load/vec4a v0000020076c3e090, 4;
    %vpi_call 7 69 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000020076c3e950_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000020076c3e950_0;
    %subi 1, 0, 32;
    %store/vec4 v0000020076c3e950_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020076bb4020;
T_6 ;
    %wait E_0000020076beadd0;
    %load/vec4 v0000020076c3f880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000020076c3fe20_0;
    %load/vec4 v0000020076c3ff60_0;
    %add;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000020076c3fe20_0;
    %load/vec4 v0000020076c3ff60_0;
    %sub;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000020076c3fe20_0;
    %load/vec4 v0000020076c3ff60_0;
    %and;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000020076c3fe20_0;
    %load/vec4 v0000020076c3ff60_0;
    %or;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000020076c3fe20_0;
    %load/vec4 v0000020076c3ff60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000020076c401e0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020076bb4020;
T_7 ;
    %wait E_0000020076bea790;
    %load/vec4 v0000020076c401e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000020076c40c80_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020076bba050;
T_8 ;
    %wait E_0000020076beac90;
    %load/vec4 v0000020076c3f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000020076c3fa60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020076c3f4c0, 4;
    %assign/vec4 v0000020076c3f240_0, 0;
T_8.0 ;
    %load/vec4 v0000020076c3fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000020076c3fb00_0;
    %load/vec4 v0000020076c3fa60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020076c3f4c0, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020076bba050;
T_9 ;
    %delay 10014, 0;
    %vpi_call 11 24 "$display", "Reading Data Memory Content : " {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000020076c3f1a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020076c3f1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020076c3f1a0_0;
    %load/vec4a v0000020076c3f4c0, 4;
    %vpi_call 11 26 "$display", "Mem[%d] = %d", &PV<v0000020076c3f1a0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020076c3f1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000020076c3f1a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020076bf26e0;
T_10 ;
    %wait E_0000020076bea710;
    %load/vec4 v0000020076c44d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020076c44ef0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020076c44ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020076c44ef0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020076bfad40;
T_11 ;
    %vpi_call 2 22 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020076c44270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020076c43ff0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020076c43ff0_0, 0, 1;
    %delay 10011, 0;
    %delay 1, 0;
    %vpi_call 2 28 "$display", "Number of cycles consumed: %d", v0000020076c44db0_0 {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000020076bfad40;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0000020076c44270_0;
    %inv;
    %assign/vec4 v0000020076c44270_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./processor.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./adder.v";
    "./registerFile.v";
    "./SignExtender.v";
    "./ALU.v";
    "./ANDGate.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
