{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635981827937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635981827937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 20:23:47 2021 " "Processing started: Wed Nov 03 20:23:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635981827937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635981827937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU74181 -c ALU74181 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU74181 -c ALU74181 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635981827937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635981828265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu74181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu74181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU74181-Hardware " "Found design unit 1: ALU74181-Hardware" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635981828983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU74181 " "Found entity 1: ALU74181" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635981828983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635981828983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU74181 " "Elaborating entity \"ALU74181\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635981829029 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cn_4 ALU74181.vhd(19) " "VHDL Signal Declaration warning at ALU74181.vhd(19): used implicit default value for signal \"cn_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p ALU74181.vhd(20) " "VHDL Signal Declaration warning at ALU74181.vhd(20): used implicit default value for signal \"p\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g ALU74181.vhd(21) " "VHDL Signal Declaration warning at ALU74181.vhd(21): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A_B ALU74181.vhd(22) " "VHDL Signal Declaration warning at ALU74181.vhd(22): used implicit default value for signal \"A_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O ALU74181.vhd(31) " "VHDL Process Statement warning at ALU74181.vhd(31): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] ALU74181.vhd(31) " "Inferred latch for \"O\[3\]\" at ALU74181.vhd(31)" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] ALU74181.vhd(31) " "Inferred latch for \"O\[2\]\" at ALU74181.vhd(31)" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] ALU74181.vhd(31) " "Inferred latch for \"O\[1\]\" at ALU74181.vhd(31)" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] ALU74181.vhd(31) " "Inferred latch for \"O\[0\]\" at ALU74181.vhd(31)" {  } { { "ALU74181.vhd" "" { Text "C:/Users/Robinho/OneDrive/Eletrônica/Cursos/FPGA/Desafio Tafas/Projeto 2 - ALU74181/ALU74181.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635981829029 "|ALU74181"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635981829168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 03 20:23:49 2021 " "Processing ended: Wed Nov 03 20:23:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635981829168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635981829168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635981829168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635981829168 ""}
