Info: Generated by version: 23.4 build 66
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --block-symbol-file --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading hw/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module intel_niosv_m_0
Progress: Parameterizing module intel_onchip_memory_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module jtag_uart_0
Progress: Parameterizing module pio_0
Progress: Parameterizing module reset_release_0
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --synthesis=VERILOG --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading hw/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module intel_niosv_m_0
Progress: Parameterizing module intel_onchip_memory_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module jtag_uart_0
Progress: Parameterizing module pio_0
Progress: Parameterizing module reset_release_0
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys_top: "Transforming system: qsys_top"
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: qsys_top_clock_in"
Info: qsys_top: "Generating: qsys_top_intel_niosv_m_0"
Info: qsys_top: "Generating: qsys_top_intel_onchip_memory_0"
Info: qsys_top: "Generating: qsys_top_iopll_0"
Info: qsys_top: "Generating: qsys_top_jtag_uart_0"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_s10_user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_sysid_qsys_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_fimi64y"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2001_ghcid5i"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_utv3xty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_zl5jwpa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_kr7tdby"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_ximin2q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_u3zwzza"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_dimnyca"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_jtwzolq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4swavfy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_ggluely"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ug4puiy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_6ealezi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_lv5gxfa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_bwmblcq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_humqmaa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: Done "qsys_top" with 41 modules, 55 files
Info: Finished: Create HDL design files for synthesis
