<profile>

<section name = "Vivado HLS Report for 'pynq_filters_CvtColor'" level="0">
<item name = "Date">Thu Nov 28 03:43:01 2019
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">sharpen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">308641, 308641, 308641, 308641, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">308640, 308640, 643, -, -, 480, no</column>
<column name=" + loop_width">640, 640, 2, 1, 1, 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 28</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_124_p2">+, 0, 0, 9, 9, 1</column>
<column name="j_2_fu_136_p2">+, 0, 0, 10, 10, 1</column>
<column name="exitcond2_fu_118_p2">icmp, 0, 0, 3, 9, 7</column>
<column name="exitcond_fu_130_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_sig_111">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_90">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="i_reg_96">9, 2, 9, 18</column>
<column name="j_reg_107">10, 2, 10, 20</column>
<column name="p_dst_data_stream_0_V_V_blk_n">1, 2, 1, 2</column>
<column name="p_dst_data_stream_1_V_V_blk_n">1, 2, 1, 2</column>
<column name="p_dst_data_stream_2_V_V_blk_n">1, 2, 1, 2</column>
<column name="p_src_data_stream_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_reg_151">1, 0, 1, 0</column>
<column name="i_2_reg_146">9, 0, 9, 0</column>
<column name="i_reg_96">9, 0, 9, 0</column>
<column name="j_reg_107">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pynq_filters_CvtColor, return value</column>
<column name="p_src_data_stream_V_V_dout">in, 10, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_src_data_stream_V_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_src_data_stream_V_V_read">out, 1, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_0_V_V_din">out, 10, ap_fifo, p_dst_data_stream_0_V_V, pointer</column>
<column name="p_dst_data_stream_0_V_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V_V, pointer</column>
<column name="p_dst_data_stream_0_V_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V_V, pointer</column>
<column name="p_dst_data_stream_1_V_V_din">out, 10, ap_fifo, p_dst_data_stream_1_V_V, pointer</column>
<column name="p_dst_data_stream_1_V_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V_V, pointer</column>
<column name="p_dst_data_stream_1_V_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V_V, pointer</column>
<column name="p_dst_data_stream_2_V_V_din">out, 10, ap_fifo, p_dst_data_stream_2_V_V, pointer</column>
<column name="p_dst_data_stream_2_V_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V_V, pointer</column>
<column name="p_dst_data_stream_2_V_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V_V, pointer</column>
</table>
</item>
</section>
</profile>
