

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Wed Mar 29 20:48:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |     7187|     7187|        13|          1|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln46"   --->   Operation 21 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_mid127_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid127"   --->   Operation 22 'read' 'p_mid127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 23 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln39_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln39"   --->   Operation 24 'read' 'add_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_cast = zext i11 %zext_ln46_read"   --->   Operation 25 'zext' 'zext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_13, void @empty, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten39"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i13 %indvar_flatten39" [utils.cpp:34]   --->   Operation 33 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten39_load, i13 7176" [utils.cpp:34]   --->   Operation 34 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten39_load, i13 1" [utils.cpp:34]   --->   Operation 35 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc37.i, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit.exitStub" [utils.cpp:34]   --->   Operation 36 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 37 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:37]   --->   Operation 40 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 41 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln42 = store i13 %add_ln34_2, i13 %indvar_flatten39" [utils.cpp:42]   --->   Operation 42 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln42 = store i12 %select_ln37_4, i12 %indvar_flatten" [utils.cpp:42]   --->   Operation 43 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [utils.cpp:37]   --->   Operation 44 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:42]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:34]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c_load, i2 1" [utils.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!icmp_ln34 & icmp_ln37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i_2" [utils.cpp:34]   --->   Operation 48 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c_load" [utils.cpp:34]   --->   Operation 49 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 50 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:42]   --->   Operation 51 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 52 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 53 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 54 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j_load" [utils.cpp:37]   --->   Operation 55 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 56 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 57 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 58 'add' 'add_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln42 = store i2 %select_ln34_1, i2 %c" [utils.cpp:42]   --->   Operation 60 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %select_ln37_1, i6 %i" [utils.cpp:42]   --->   Operation 61 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln42, i6 %j" [utils.cpp:42]   --->   Operation 62 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body9.i" [utils.cpp:42]   --->   Operation 63 'br' 'br_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_2" [utils.cpp:37]   --->   Operation 65 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln39_read, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 66 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 67 'icmp' 'empty' <Predicate = (!icmp_ln37 & !and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 69 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 70 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid127_read, i1 %empty" [utils.cpp:34]   --->   Operation 71 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln39_read, i11 %add_ln39_1" [utils.cpp:34]   --->   Operation 72 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 73 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %add_ln39_read, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 74 'add' 'add_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.88ns)   --->   "%p_mid14 = icmp_ugt  i11 %add_ln39_2, i11 735" [utils.cpp:39]   --->   Operation 75 'icmp' 'p_mid14' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid14, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 76 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_2, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 77 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 78 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 79 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 80 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 81 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_1" [utils.cpp:46]   --->   Operation 82 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46_cast" [utils.cpp:46]   --->   Operation 83 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 84 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 85 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [10/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 86 'urem' 'urem_ln47' <Predicate = (!icmp_ln34)> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 87 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln47_1 = mul i13 %zext_ln47_3, i13 74" [utils.cpp:47]   --->   Operation 88 'mul' 'mul_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln47_1, i32 9, i32 12" [utils.cpp:47]   --->   Operation 89 'partselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 90 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 91 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_8" [utils.cpp:49]   --->   Operation 92 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 93 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 94 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i" [utils.cpp:48]   --->   Operation 96 'br' 'br_ln48' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln34_1" [utils.cpp:47]   --->   Operation 97 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i8 %zext_ln47, i8 52" [utils.cpp:47]   --->   Operation 98 'mul' 'mul_ln47' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 99 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 100 'add' 'add_ln34_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 101 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1" [utils.cpp:47]   --->   Operation 102 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %add_ln47" [utils.cpp:47]   --->   Operation 103 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln47, i3 0" [utils.cpp:47]   --->   Operation 104 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i11 %p_shl, i11 %zext_ln47_2" [utils.cpp:47]   --->   Operation 105 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [9/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 106 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i4 %tmp" [utils.cpp:47]   --->   Operation 107 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i11 %sub_ln47, i11 %zext_ln47_4" [utils.cpp:47]   --->   Operation 108 'add' 'add_ln47_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 109 'sext' 'sext_ln49_1' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 110 'add' 'add_ln49_2' <Predicate = (!or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 111 'partselect' 'trunc_ln1' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 112 'sext' 'sext_ln49' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 113 'getelementptr' 'fm_addr' <Predicate = (!or_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [8/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 114 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 115 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 116 [7/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 116 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 117 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 118 [6/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 118 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 119 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [5/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 120 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 121 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [4/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 122 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 123 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [3/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 124 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 125 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [2/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 126 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 127 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 128 [1/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 128 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i3 %urem_ln47" [utils.cpp:47]   --->   Operation 129 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 130 'read' 'fm_addr_read' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 131 [1/1] (0.95ns)   --->   "%switch_ln49 = switch i3 %trunc_ln47, void %arrayidx216.0.0.05.i70.case.6162, i3 0, void %arrayidx216.0.0.05.i70.case.0156, i3 1, void %arrayidx216.0.0.05.i70.case.1157, i3 2, void %arrayidx216.0.0.05.i70.case.2158, i3 3, void %arrayidx216.0.0.05.i70.case.3159, i3 4, void %arrayidx216.0.0.05.i70.case.4160, i3 5, void %arrayidx216.0.0.05.i70.case.5161" [utils.cpp:49]   --->   Operation 131 'switch' 'switch_ln49' <Predicate = (!or_ln46)> <Delay = 0.95>
ST_12 : Operation 132 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i3 %trunc_ln47, void %arrayidx216.0.0.05.i70.case.6, i3 0, void %arrayidx216.0.0.05.i70.case.0, i3 1, void %arrayidx216.0.0.05.i70.case.1, i3 2, void %arrayidx216.0.0.05.i70.case.2, i3 3, void %arrayidx216.0.0.05.i70.case.3, i3 4, void %arrayidx216.0.0.05.i70.case.4, i3 5, void %arrayidx216.0.0.05.i70.case.5" [utils.cpp:47]   --->   Operation 132 'switch' 'switch_ln47' <Predicate = (or_ln46)> <Delay = 0.95>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 134 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [utils.cpp:42]   --->   Operation 138 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i11 %add_ln47_1" [utils.cpp:47]   --->   Operation 139 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 140 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 141 'getelementptr' 'conv_in_buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 142 'getelementptr' 'conv_in_buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3_addr = getelementptr i16 %conv_in_buf_V_3, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 143 'getelementptr' 'conv_in_buf_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4_addr = getelementptr i16 %conv_in_buf_V_4, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 144 'getelementptr' 'conv_in_buf_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5_addr = getelementptr i16 %conv_in_buf_V_5, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 145 'getelementptr' 'conv_in_buf_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6_addr = getelementptr i16 %conv_in_buf_V_6, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 146 'getelementptr' 'conv_in_buf_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_5_addr" [utils.cpp:49]   --->   Operation 147 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 148 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 5)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_4_addr" [utils.cpp:49]   --->   Operation 149 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 150 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 4)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_3_addr" [utils.cpp:49]   --->   Operation 151 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 152 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 3)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_2_addr" [utils.cpp:49]   --->   Operation 153 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 154 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 2)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_1_addr" [utils.cpp:49]   --->   Operation 155 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 156 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_addr" [utils.cpp:49]   --->   Operation 157 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 158 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 0)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_6_addr" [utils.cpp:49]   --->   Operation 159 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 7) | (!or_ln46 & trunc_ln47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 160 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 7) | (!or_ln46 & trunc_ln47 == 6)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_5_addr" [utils.cpp:47]   --->   Operation 161 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 162 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 5)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_4_addr" [utils.cpp:47]   --->   Operation 163 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 164 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 4)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_3_addr" [utils.cpp:47]   --->   Operation 165 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 166 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 3)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_2_addr" [utils.cpp:47]   --->   Operation 167 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 168 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 2)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_1_addr" [utils.cpp:47]   --->   Operation 169 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 170 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 1)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 171 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 172 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 0)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_6_addr" [utils.cpp:47]   --->   Operation 173 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 7) | (or_ln46 & trunc_ln47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 174 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 7) | (or_ln46 & trunc_ln47 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mid127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_in_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_in_buf_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01100000000000]
i                      (alloca           ) [ 01100000000000]
indvar_flatten         (alloca           ) [ 01000000000000]
c                      (alloca           ) [ 01100000000000]
indvar_flatten39       (alloca           ) [ 01000000000000]
zext_ln46_read         (read             ) [ 00000000000000]
p_mid127_read          (read             ) [ 01110000000000]
input_feature_map_read (read             ) [ 01111000000000]
add_ln39_read          (read             ) [ 01110000000000]
zext_ln46_cast         (zext             ) [ 01110000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
indvar_flatten39_load  (load             ) [ 00000000000000]
icmp_ln34              (icmp             ) [ 01111111111110]
add_ln34_2             (add              ) [ 00000000000000]
br_ln34                (br               ) [ 00000000000000]
indvar_flatten_load_1  (load             ) [ 00000000000000]
icmp_ln37              (icmp             ) [ 01110000000000]
indvar_flatten_load    (load             ) [ 00000000000000]
add_ln37_1             (add              ) [ 00000000000000]
select_ln37_4          (select           ) [ 00000000000000]
store_ln42             (store            ) [ 00000000000000]
store_ln42             (store            ) [ 00000000000000]
i_2                    (load             ) [ 01010000000000]
j_load                 (load             ) [ 00000000000000]
c_load                 (load             ) [ 00000000000000]
add_ln34               (add              ) [ 00000000000000]
select_ln34            (select           ) [ 00000000000000]
select_ln34_1          (select           ) [ 01011000000000]
xor_ln34               (xor              ) [ 00000000000000]
icmp_ln42              (icmp             ) [ 00000000000000]
and_ln34               (and              ) [ 01010000000000]
add_ln37               (add              ) [ 01010000000000]
or_ln37                (or               ) [ 00000000000000]
select_ln37            (select           ) [ 01011111111110]
select_ln37_1          (select           ) [ 01011000000000]
zext_ln44              (zext             ) [ 00000000000000]
add_ln46_1             (add              ) [ 01010000000000]
add_ln42               (add              ) [ 00000000000000]
store_ln42             (store            ) [ 00000000000000]
store_ln42             (store            ) [ 00000000000000]
store_ln42             (store            ) [ 00000000000000]
br_ln42                (br               ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
zext_ln37              (zext             ) [ 00000000000000]
add_ln39_1             (add              ) [ 00000000000000]
empty                  (icmp             ) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
zext_ln34              (zext             ) [ 00000000000000]
mul_ln34               (mul              ) [ 01001000000000]
select_ln34_2          (select           ) [ 00000000000000]
select_ln34_3          (select           ) [ 00000000000000]
zext_ln37_1            (zext             ) [ 00000000000000]
add_ln39_2             (add              ) [ 00000000000000]
p_mid14                (icmp             ) [ 00000000000000]
select_ln37_2          (select           ) [ 00000000000000]
select_ln37_3          (select           ) [ 00000000000000]
sext_ln49_1_mid2_v     (bitconcatenate   ) [ 00000000000000]
sext_ln37              (sext             ) [ 00000000000000]
sext_ln42_mid2_v       (bitconcatenate   ) [ 00000000000000]
sext_ln42_mid2_v_cast  (sext             ) [ 00000000000000]
sext_ln46              (sext             ) [ 00000000000000]
add_ln46               (add              ) [ 00000000000000]
icmp_ln46              (icmp             ) [ 00000000000000]
or_ln46                (or               ) [ 01011111111111]
zext_ln47_3            (zext             ) [ 00000000000000]
mul_ln47_1             (mul              ) [ 00000000000000]
tmp                    (partselect       ) [ 01001000000000]
br_ln46                (br               ) [ 00000000000000]
tmp_8                  (bitconcatenate   ) [ 00000000000000]
zext_ln49              (zext             ) [ 00000000000000]
add_ln49               (add              ) [ 00000000000000]
add_ln49_1             (add              ) [ 01001000000000]
br_ln0                 (br               ) [ 00000000000000]
br_ln48                (br               ) [ 00000000000000]
zext_ln47              (zext             ) [ 00000000000000]
mul_ln47               (mul              ) [ 00000000000000]
zext_ln34_1            (zext             ) [ 00000000000000]
add_ln34_1             (add              ) [ 00000000000000]
zext_ln47_1            (zext             ) [ 00000000000000]
add_ln47               (add              ) [ 00000000000000]
zext_ln47_2            (zext             ) [ 00000000000000]
p_shl                  (bitconcatenate   ) [ 00000000000000]
sub_ln47               (sub              ) [ 00000000000000]
zext_ln47_4            (zext             ) [ 00000000000000]
add_ln47_1             (add              ) [ 01000111111111]
sext_ln49_1            (sext             ) [ 00000000000000]
add_ln49_2             (add              ) [ 00000000000000]
trunc_ln1              (partselect       ) [ 00000000000000]
sext_ln49              (sext             ) [ 00000000000000]
fm_addr                (getelementptr    ) [ 01000111111110]
fm_load_req            (readreq          ) [ 00000000000000]
urem_ln47              (urem             ) [ 00000000000000]
trunc_ln47             (trunc            ) [ 01000000000001]
fm_addr_read           (read             ) [ 01000000000001]
switch_ln49            (switch           ) [ 00000000000000]
switch_ln47            (switch           ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
empty_46               (speclooptripcount) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
specloopname_ln42      (specloopname     ) [ 00000000000000]
zext_ln47_5            (zext             ) [ 00000000000000]
conv_in_buf_V_addr     (getelementptr    ) [ 00000000000000]
conv_in_buf_V_1_addr   (getelementptr    ) [ 00000000000000]
conv_in_buf_V_2_addr   (getelementptr    ) [ 00000000000000]
conv_in_buf_V_3_addr   (getelementptr    ) [ 00000000000000]
conv_in_buf_V_4_addr   (getelementptr    ) [ 00000000000000]
conv_in_buf_V_5_addr   (getelementptr    ) [ 00000000000000]
conv_in_buf_V_6_addr   (getelementptr    ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln49             (store            ) [ 00000000000000]
br_ln49                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
store_ln47             (store            ) [ 00000000000000]
br_ln47                (br               ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_mid127">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid127"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln46">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_in_buf_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_in_buf_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_in_buf_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_in_buf_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_in_buf_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_in_buf_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_in_buf_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="j_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln46_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln46_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_mid127_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid127_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_feature_map_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln39_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln39_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="fm_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="8"/>
<pin id="202" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_in_buf_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_addr/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv_in_buf_V_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_1_addr/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_in_buf_V_2_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_2_addr/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv_in_buf_V_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_3_addr/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv_in_buf_V_4_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_4_addr/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv_in_buf_V_5_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_5_addr/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_in_buf_V_6_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="11" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_6_addr/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 store_ln47/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln46_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln0_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="indvar_flatten39_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="0"/>
<pin id="333" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln34_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln34_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten_load_1_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln37_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln37_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln37_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="12" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_4/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln42_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="0" index="1" bw="13" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln42_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_2_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="1"/>
<pin id="384" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="c_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="1"/>
<pin id="390" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln34_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln34_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln34_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="xor_ln34_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln42_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln34_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln37_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln37_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln37_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln37_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln44_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln46_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln42_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln42_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="1"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln42_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="1"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln42_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln37_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln39_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="2"/>
<pin id="491" dir="0" index="1" bw="6" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln34_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="1"/>
<pin id="502" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mul_ln34_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="22" slack="0"/>
<pin id="506" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln34_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="0" index="1" bw="1" slack="2"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln34_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="2"/>
<pin id="517" dir="0" index="1" bw="11" slack="2"/>
<pin id="518" dir="0" index="2" bw="11" slack="0"/>
<pin id="519" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln37_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln39_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="2"/>
<pin id="526" dir="0" index="1" bw="6" slack="0"/>
<pin id="527" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_mid14_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid14/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln37_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln37_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="11" slack="0"/>
<pin id="545" dir="0" index="2" bw="11" slack="0"/>
<pin id="546" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln49_1_mid2_v_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="22" slack="0"/>
<pin id="551" dir="0" index="1" bw="11" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln49_1_mid2_v/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln37_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="22" slack="0"/>
<pin id="559" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln42_mid2_v_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="20" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln42_mid2_v/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln42_mid2_v_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="20" slack="0"/>
<pin id="571" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_mid2_v_cast/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln46_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="1"/>
<pin id="575" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln46_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="11" slack="2"/>
<pin id="579" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln46_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="0" index="1" bw="12" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln46_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="1"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln47/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln47_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="1"/>
<pin id="600" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mul_ln47_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="13" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="5" slack="0"/>
<pin id="612" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="0" index="1" bw="12" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln49_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="0"/>
<pin id="627" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln49_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="22" slack="0"/>
<pin id="631" dir="0" index="1" bw="13" slack="0"/>
<pin id="632" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln49_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="23" slack="0"/>
<pin id="637" dir="0" index="1" bw="20" slack="0"/>
<pin id="638" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln47_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="2"/>
<pin id="643" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln34_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln34_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="23" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="3"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln47_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="2"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln47_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_shl_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sub_ln47_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln47_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="1"/>
<pin id="673" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln47_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="1" index="2" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln49_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="23" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln49_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="23" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="63" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln49_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="63" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="fm_addr_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="63" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln47_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln47_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="9"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_5/13 "/>
</bind>
</comp>

<comp id="723" class="1007" name="grp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="0" index="1" bw="6" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln47/4 add_ln47/4 "/>
</bind>
</comp>

<comp id="733" class="1005" name="j_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="747" class="1005" name="indvar_flatten_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="755" class="1005" name="c_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="762" class="1005" name="indvar_flatten39_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="0"/>
<pin id="764" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="769" class="1005" name="p_mid127_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="2"/>
<pin id="771" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid127_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="input_feature_map_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="3"/>
<pin id="776" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln39_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="2"/>
<pin id="781" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln39_read "/>
</bind>
</comp>

<comp id="786" class="1005" name="zext_ln46_cast_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="12" slack="2"/>
<pin id="788" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46_cast "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln34_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln37_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="805" class="1005" name="i_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="1"/>
<pin id="807" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln34_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="1"/>
<pin id="812" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="and_ln34_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln37_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="1"/>
<pin id="824" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="827" class="1005" name="select_ln37_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln37_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="2"/>
<pin id="835" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_ln46_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="1"/>
<pin id="840" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="mul_ln34_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="23" slack="1"/>
<pin id="845" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="848" class="1005" name="or_ln46_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="1"/>
<pin id="854" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln49_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="23" slack="1"/>
<pin id="859" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln47_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="11" slack="9"/>
<pin id="864" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="fm_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln47_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="1"/>
<pin id="875" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="877" class="1005" name="fm_addr_read_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="120" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="144" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="144" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="144" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="144" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="144" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="144" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="144" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="239" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="232" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="225" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="218" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="211" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="204" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="246" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="146" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="296"><net_src comp="146" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="297"><net_src comp="146" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="298"><net_src comp="146" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="299"><net_src comp="146" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="300"><net_src comp="146" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="301"><net_src comp="146" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="168" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="331" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="349" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="340" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="364" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="382" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="391" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="388" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="385" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="397" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="422" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="385" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="422" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="428" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="397" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="439" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="439" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="404" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="447" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="465" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="494" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="489" pin="2"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="509" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="524" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="515" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="84" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="542" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="92" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="535" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="94" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="96" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="98" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="100" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="102" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="622"><net_src comp="104" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="576" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="557" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="569" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="112" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="655" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="647" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="114" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="24" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="0" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="593" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="722"><net_src comp="713" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="728"><net_src comp="641" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="652" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="723" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="732"><net_src comp="723" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="736"><net_src comp="148" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="743"><net_src comp="152" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="750"><net_src comp="156" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="758"><net_src comp="160" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="765"><net_src comp="164" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="772"><net_src comp="174" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="777"><net_src comp="180" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="782"><net_src comp="186" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="789"><net_src comp="302" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="794"><net_src comp="334" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="349" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="808"><net_src comp="382" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="813"><net_src comp="404" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="819"><net_src comp="422" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="825"><net_src comp="428" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="830"><net_src comp="439" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="836"><net_src comp="447" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="841"><net_src comp="459" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="846"><net_src comp="503" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="851"><net_src comp="587" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="607" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="860"><net_src comp="635" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="865"><net_src comp="674" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="870"><net_src comp="703" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="876"><net_src comp="709" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="199" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="886"><net_src comp="877" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="887"><net_src comp="877" pin="1"/><net_sink comp="289" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_in_buf_V | {13 }
	Port: conv_in_buf_V_1 | {13 }
	Port: conv_in_buf_V_2 | {13 }
	Port: conv_in_buf_V_3 | {13 }
	Port: conv_in_buf_V_4 | {13 }
	Port: conv_in_buf_V_5 | {13 }
	Port: conv_in_buf_V_6 | {13 }
 - Input state : 
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : fm | {5 6 7 8 9 10 11 12 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : add_ln39 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : input_feature_map | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : p_mid127 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : zext_ln46 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten39_load : 1
		icmp_ln34 : 2
		add_ln34_2 : 2
		br_ln34 : 3
		indvar_flatten_load_1 : 1
		icmp_ln37 : 2
		indvar_flatten_load : 1
		add_ln37_1 : 2
		select_ln37_4 : 3
		store_ln42 : 3
		store_ln42 : 4
	State 2
		add_ln34 : 1
		select_ln34 : 1
		select_ln34_1 : 2
		icmp_ln42 : 1
		and_ln34 : 2
		add_ln37 : 2
		or_ln37 : 2
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln44 : 3
		add_ln46_1 : 4
		add_ln42 : 3
		store_ln42 : 3
		store_ln42 : 3
		store_ln42 : 4
	State 3
		add_ln39_1 : 1
		empty : 2
		mul_ln34 : 1
		select_ln34_2 : 3
		select_ln34_3 : 2
		add_ln39_2 : 1
		p_mid14 : 2
		select_ln37_2 : 4
		select_ln37_3 : 3
		sext_ln49_1_mid2_v : 4
		sext_ln37 : 5
		sext_ln42_mid2_v : 4
		sext_ln42_mid2_v_cast : 5
		add_ln46 : 1
		icmp_ln46 : 2
		or_ln46 : 5
		mul_ln47_1 : 1
		tmp : 2
		br_ln46 : 5
		tmp_8 : 2
		zext_ln49 : 3
		add_ln49 : 6
		add_ln49_1 : 7
	State 4
		mul_ln47 : 1
		add_ln34_1 : 1
		add_ln47 : 2
		zext_ln47_2 : 3
		p_shl : 3
		sub_ln47 : 4
		add_ln47_1 : 5
		add_ln49_2 : 2
		trunc_ln1 : 3
		sext_ln49 : 4
		fm_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		trunc_ln47 : 1
		switch_ln49 : 2
		switch_ln47 : 2
	State 13
		conv_in_buf_V_addr : 1
		conv_in_buf_V_1_addr : 1
		conv_in_buf_V_2_addr : 1
		conv_in_buf_V_3_addr : 1
		conv_in_buf_V_4_addr : 1
		conv_in_buf_V_5_addr : 1
		conv_in_buf_V_6_addr : 1
		store_ln49 : 2
		store_ln49 : 2
		store_ln49 : 2
		store_ln49 : 2
		store_ln49 : 2
		store_ln49 : 2
		store_ln49 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln34_2_fu_340         |    0    |    0    |    14   |
|          |          add_ln37_1_fu_358         |    0    |    0    |    12   |
|          |           add_ln34_fu_391          |    0    |    0    |    10   |
|          |           add_ln37_fu_428          |    0    |    0    |    14   |
|          |          add_ln46_1_fu_459         |    0    |    0    |    14   |
|          |           add_ln42_fu_465          |    0    |    0    |    14   |
|    add   |          add_ln39_1_fu_489         |    0    |    0    |    12   |
|          |          add_ln39_2_fu_524         |    0    |    0    |    12   |
|          |           add_ln46_fu_576          |    0    |    0    |    12   |
|          |           add_ln49_fu_629          |    0    |    0    |    22   |
|          |          add_ln49_1_fu_635         |    0    |    0    |    23   |
|          |          add_ln34_1_fu_647         |    0    |    0    |    71   |
|          |          add_ln47_1_fu_674         |    0    |    0    |    11   |
|          |          add_ln49_2_fu_683         |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|   urem   |             grp_fu_593             |    0    |   130   |    79   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln34_fu_334          |    0    |    0    |    12   |
|          |          icmp_ln37_fu_349          |    0    |    0    |    12   |
|   icmp   |          icmp_ln42_fu_416          |    0    |    0    |    10   |
|          |            empty_fu_494            |    0    |    0    |    11   |
|          |           p_mid14_fu_529           |    0    |    0    |    11   |
|          |          icmp_ln46_fu_581          |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln34_fu_503          |    0    |    0    |    24   |
|          |          mul_ln47_1_fu_601         |    0    |    0    |    41   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln37_4_fu_364        |    0    |    0    |    12   |
|          |         select_ln34_fu_397         |    0    |    0    |    6    |
|          |        select_ln34_1_fu_404        |    0    |    0    |    2    |
|          |         select_ln37_fu_439         |    0    |    0    |    6    |
|  select  |        select_ln37_1_fu_447        |    0    |    0    |    6    |
|          |        select_ln34_2_fu_509        |    0    |    0    |    2    |
|          |        select_ln34_3_fu_515        |    0    |    0    |    11   |
|          |        select_ln37_2_fu_535        |    0    |    0    |    2    |
|          |        select_ln37_3_fu_542        |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln47_fu_665          |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|    or    |           or_ln37_fu_434           |    0    |    0    |    2    |
|          |           or_ln46_fu_587           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln34_fu_411          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    and   |           and_ln34_fu_422          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_723             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     zext_ln46_read_read_fu_168     |    0    |    0    |    0    |
|          |      p_mid127_read_read_fu_174     |    0    |    0    |    0    |
|   read   | input_feature_map_read_read_fu_180 |    0    |    0    |    0    |
|          |      add_ln39_read_read_fu_186     |    0    |    0    |    0    |
|          |      fm_addr_read_read_fu_199      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_192         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        zext_ln46_cast_fu_302       |    0    |    0    |    0    |
|          |          zext_ln44_fu_455          |    0    |    0    |    0    |
|          |          zext_ln37_fu_486          |    0    |    0    |    0    |
|          |          zext_ln34_fu_500          |    0    |    0    |    0    |
|          |         zext_ln37_1_fu_521         |    0    |    0    |    0    |
|          |         zext_ln47_3_fu_598         |    0    |    0    |    0    |
|   zext   |          zext_ln49_fu_625          |    0    |    0    |    0    |
|          |          zext_ln47_fu_641          |    0    |    0    |    0    |
|          |         zext_ln34_1_fu_644         |    0    |    0    |    0    |
|          |         zext_ln47_1_fu_652         |    0    |    0    |    0    |
|          |         zext_ln47_2_fu_655         |    0    |    0    |    0    |
|          |         zext_ln47_4_fu_671         |    0    |    0    |    0    |
|          |         zext_ln47_5_fu_713         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      sext_ln49_1_mid2_v_fu_549     |    0    |    0    |    0    |
|bitconcatenate|       sext_ln42_mid2_v_fu_561      |    0    |    0    |    0    |
|          |            tmp_8_fu_617            |    0    |    0    |    0    |
|          |            p_shl_fu_658            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln37_fu_557          |    0    |    0    |    0    |
|          |    sext_ln42_mid2_v_cast_fu_569    |    0    |    0    |    0    |
|   sext   |          sext_ln46_fu_573          |    0    |    0    |    0    |
|          |         sext_ln49_1_fu_680         |    0    |    0    |    0    |
|          |          sext_ln49_fu_699          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|             tmp_fu_607             |    0    |    0    |    0    |
|          |          trunc_ln1_fu_689          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln47_fu_709         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |   130   |   601   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln37_reg_822       |    6   |
|     add_ln39_read_reg_779    |   11   |
|      add_ln46_1_reg_838      |    7   |
|      add_ln47_1_reg_862      |   11   |
|      add_ln49_1_reg_857      |   23   |
|       and_ln34_reg_816       |    1   |
|           c_reg_755          |    2   |
|     fm_addr_read_reg_877     |   16   |
|        fm_addr_reg_867       |   16   |
|          i_2_reg_805         |    6   |
|           i_reg_740          |    6   |
|       icmp_ln34_reg_791      |    1   |
|       icmp_ln37_reg_795      |    1   |
|   indvar_flatten39_reg_762   |   13   |
|    indvar_flatten_reg_747    |   12   |
|input_feature_map_read_reg_774|   64   |
|           j_reg_733          |    6   |
|       mul_ln34_reg_843       |   23   |
|        or_ln46_reg_848       |    1   |
|     p_mid127_read_reg_769    |    1   |
|     select_ln34_1_reg_810    |    2   |
|     select_ln37_1_reg_833    |    6   |
|      select_ln37_reg_827     |    6   |
|          tmp_reg_852         |    4   |
|      trunc_ln47_reg_873      |    3   |
|    zext_ln46_cast_reg_786    |   12   |
+------------------------------+--------+
|             Total            |   260  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_253 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_259 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_265 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_271 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_277 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_283 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_289 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   130  |   601  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   390  |   664  |
+-----------+--------+--------+--------+--------+
