onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -label MemData -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/Data_Memory/Dataout
add wave -noupdate -label Adress -radix unsigned -childformat {{{/simulcao_CPU/teste_CPU/Data_Memory/raddress[63]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[62]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[61]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[60]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[59]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[58]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[57]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[56]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[55]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[54]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[53]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[52]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[51]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[50]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[49]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[48]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[47]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[46]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[45]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[44]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[43]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[42]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[41]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[40]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[39]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[38]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[37]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[36]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[35]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[34]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[33]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[32]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[31]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[30]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[29]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[28]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[27]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[26]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[25]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[24]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[23]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[22]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[21]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[20]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[19]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[18]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[17]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[16]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[15]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[14]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[13]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[12]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[11]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[10]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[9]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[8]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[7]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[6]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[5]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[4]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[3]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[2]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[1]} -radix unsigned} {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[0]} -radix unsigned}} -radixshowbase 0 -subitemconfig {{/simulcao_CPU/teste_CPU/Data_Memory/raddress[63]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[62]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[61]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[60]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[59]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[58]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[57]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[56]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[55]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[54]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[53]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[52]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[51]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[50]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[49]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[48]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[47]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[46]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[45]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[44]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[43]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[42]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[41]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[40]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[39]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[38]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[37]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[36]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[35]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[34]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[33]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[32]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[31]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[30]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[29]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[28]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[27]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[26]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[25]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[24]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[23]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[22]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[21]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[20]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[19]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[18]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[17]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[16]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[15]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[14]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[13]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[12]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[11]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[10]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[9]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[8]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[7]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[6]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[5]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[4]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[3]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[2]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[1]} {-height 15 -radix unsigned -radixshowbase 0} {/simulcao_CPU/teste_CPU/Data_Memory/raddress[0]} {-height 15 -radix unsigned -radixshowbase 0}} /simulcao_CPU/teste_CPU/Data_Memory/raddress
add wave -noupdate -label WriteDataMem -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/Data_Memory/Datain
add wave -noupdate -label WriteRegister -radix unsigned -radixshowbase 0 /simulcao_CPU/teste_CPU/bancoRegisters/regwriteaddress
add wave -noupdate -label WriteDataReg -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/bancoRegisters/datain
add wave -noupdate -label MDR -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/Reg_Memory_Data/DadoOut
add wave -noupdate -label Alu -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/ULA/S
add wave -noupdate -label AluOut -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/Reg_ULAOut/DadoOut
add wave -noupdate -label PC -radix unsigned -radixshowbase 0 /simulcao_CPU/teste_CPU/PC/DadoOut
add wave -noupdate -label wr -radix binary -radixshowbase 0 /simulcao_CPU/teste_CPU/UC_/Data_Memory_wr
add wave -noupdate -label RegWrite -radix binary -radixshowbase 0 /simulcao_CPU/teste_CPU/bancoRegisters/write
add wave -noupdate -label IRWrite -radix binary -radixshowbase 0 /simulcao_CPU/teste_CPU/UC_/Load_ir
add wave -noupdate -label EPC -radix decimal -radixshowbase 0 /simulcao_CPU/teste_CPU/EPC/DadoOut
add wave -noupdate -label Estado /simulcao_CPU/teste_CPU/UC_/estado
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {150 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {975 ps}
