Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/012877915/Lab4/RegFile32_test_isim_beh.exe" -prj "C:/Users/012877915/Lab4/RegFile32_test_beh.prj" "work.RegFile32_test" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/012877915/Lab4/RegFile32.v" into library work
Analyzing Verilog file "C:/Users/012877915/Lab4/RegFile32_test.v" into library work
Analyzing Verilog file "C:/Xilinx_ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120988 KB
Fuse CPU Usage: 218 ms
Compiling module RegFile32
Compiling module RegFile32_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/012877915/Lab4/RegFile32_test_isim_beh.exe
Fuse Memory Usage: 125580 KB
Fuse CPU Usage: 249 ms
