Search.setIndex({"docnames": ["index", "introduction", "modules/ara", "modules/ara_dispatcher", "modules/ara_sequencer", "modules/ara_soc", "modules/ara_system", "modules/lane/fixed_p_rounding", "modules/lane/lane", "modules/lane/lane_sequencer", "modules/lane/operand_queue", "modules/lane/operand_queues_stage", "modules/lane/operand_requester", "modules/lane/simd_alu", "modules/lane/simd_div", "modules/lane/simd_mul", "modules/lane/valu", "modules/lane/vector_fus_stage", "modules/lane/vmfpu", "modules/lane/vrf", "modules/masku/masku", "modules/segment_sequencer", "modules/sldu/sldu", "modules/vlsu/addrgen", "modules/vlsu/vldu", "modules/vlsu/vlsu", "modules/vlsu/vstu"], "filenames": ["index.rst", "introduction.rst", "modules/ara.md", "modules/ara_dispatcher.md", "modules/ara_sequencer.md", "modules/ara_soc.md", "modules/ara_system.md", "modules/lane/fixed_p_rounding.md", "modules/lane/lane.md", "modules/lane/lane_sequencer.md", "modules/lane/operand_queue.md", "modules/lane/operand_queues_stage.md", "modules/lane/operand_requester.md", "modules/lane/simd_alu.md", "modules/lane/simd_div.md", "modules/lane/simd_mul.md", "modules/lane/valu.md", "modules/lane/vector_fus_stage.md", "modules/lane/vmfpu.md", "modules/lane/vrf.md", "modules/masku/masku.md", "modules/segment_sequencer.md", "modules/sldu/sldu.md", "modules/vlsu/addrgen.md", "modules/vlsu/vldu.md", "modules/vlsu/vlsu.md", "modules/vlsu/vstu.md"], "titles": ["Welcome to Ara\u2019s documentation!", "Introduction", "<code class=\"docutils literal notranslate\"><span class=\"pre\">ara</span></code>: Top-Level Vector Unit", "<code class=\"docutils literal notranslate\"><span class=\"pre\">ara_dispatcher</span></code> \u2014 Vector Instruction Decoder and Issuer", "<code class=\"docutils literal notranslate\"><span class=\"pre\">ara_sequencer</span></code> \u2014 Instruction sequencer and macro dependency check", "<code class=\"docutils literal notranslate\"><span class=\"pre\">ara_soc</span></code>: Top-Level Dummy SoC for Ara", "<code class=\"docutils literal notranslate\"><span class=\"pre\">ara_system</span></code>: Integration of CVA6 and Ara", "<code class=\"docutils literal notranslate\"><span class=\"pre\">fixed_p_rounding</span></code> - Set up fixed-point arithmetic rounding information", "<code class=\"docutils literal notranslate\"><span class=\"pre\">lane</span></code> \u2014 Ara\u2019s lane, hosting a vector register file slice and functional units", "<code class=\"docutils literal notranslate\"><span class=\"pre\">lane_sequencer</span></code> \u2014 Set up the in-lane operations", "<code class=\"docutils literal notranslate\"><span class=\"pre\">operand_queue</span></code> \u2014 Buffer between the VRF and the functional units", "<code class=\"docutils literal notranslate\"><span class=\"pre\">operand_queues_stage</span></code> \u2014 Instantiate the in-lane operand queues", "<code class=\"docutils literal notranslate\"><span class=\"pre\">operand_requester</span></code> Module Documentation", "<code class=\"docutils literal notranslate\"><span class=\"pre\">simd_alu</span></code> - Ara\u2019s in-lane SIMD ALU (<code class=\"docutils literal notranslate\"><span class=\"pre\">simd_alu</span></code>)", "<code class=\"docutils literal notranslate\"><span class=\"pre\">simd_div</span></code> \u2014 Ara\u2019s in-lane SIMD divider", "<code class=\"docutils literal notranslate\"><span class=\"pre\">simd_mul</span></code> \u2014 Ara\u2019s in-lane SIMD multiplier", "<code class=\"docutils literal notranslate\"><span class=\"pre\">valu</span></code> - Instantiate the in-lane SIMD ALU (unpipelined)", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vector_fus_stage</span></code> Module Documentation", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vmfpu</span></code> \u2014 Instantiate in-lane SIMD FPU, SIMD multiplier, and SIMD divider (pipelined or multi-cycle)", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vrf</span></code> \u2014 Ara\u2019s Vector Register File (VRF)", "<code class=\"docutils literal notranslate\"><span class=\"pre\">masku</span></code> \u2014 Ara\u2019s mask unit, for mask bits dispatch, mask operations, bits handling", "<code class=\"docutils literal notranslate\"><span class=\"pre\">segment_sequencer</span></code> - Split segment memory operations into multiple micro-ops", "<code class=\"docutils literal notranslate\"><span class=\"pre\">sldu</span></code> \u2014 Ara\u2019s slide unit, for permutations, shuffles, and slides", "<code class=\"docutils literal notranslate\"><span class=\"pre\">addrgen</span></code>: Ara Vector Address Generation Unit", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vldu</span></code>: Ara\u2019s Vector Load Unit", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vlsu</span></code> - Vector Load/Store Unit", "<code class=\"docutils literal notranslate\"><span class=\"pre\">vstu</span></code>: Ara Vector Store Unit"], "terms": {"ara_soc": 0, "top": [0, 1, 3, 12], "level": [0, 1, 4, 6, 12, 13, 15, 18, 20, 23, 24], "dummi": 0, "ara_system": [0, 5], "integr": [0, 1, 8, 10, 13, 22, 24], "cva6": [0, 1, 2, 4, 8, 14, 17, 20, 25], "vector": [0, 1, 4, 5, 7, 9, 10, 11, 12, 14, 15, 18, 20, 21, 22], "unit": [0, 1, 3, 6, 9, 12, 13, 16, 17, 19, 21], "ara_dispatch": 0, "instruct": [0, 1, 2, 5, 6, 8, 12, 17, 18, 19, 20, 21, 22], "decod": [0, 1, 2, 19], "issuer": 0, "segment_sequenc": 0, "split": [0, 17, 19], "segment": [0, 2, 3, 5, 6], "memori": [0, 1, 2, 4, 8, 9, 24, 26], "oper": [0, 1, 2, 4, 5, 6, 7, 10, 12, 14, 15, 16, 18, 19, 25, 26], "multipl": [0, 1, 2, 3, 10, 12, 13, 15, 16, 17, 18, 19, 20, 26], "micro": [0, 2, 3, 6, 9, 26], "op": [0, 2, 3, 6, 8, 10, 13, 14, 20, 23, 26], "ara_sequenc": 0, "sequenc": [0, 1, 10, 16, 17, 18, 19, 20, 21, 22, 23], "macro": 0, "depend": [0, 1, 2, 7, 9, 12, 16, 18, 19, 20, 22], "check": [0, 7, 8, 11, 12, 13, 23, 26], "slide": [0, 1, 3, 4, 9, 11, 12, 16, 17, 19], "permut": [0, 2], "shuffl": [0, 24], "mask": [0, 1, 3, 4, 7, 8, 9, 11, 12, 14, 15, 19], "bit": [0, 1, 2, 5, 6, 7, 11, 13, 14, 15, 16, 19, 22, 24], "dispatch": [0, 1, 3, 4, 6, 8, 11, 16, 17, 26], "handl": [0, 1, 2, 4, 8, 10, 12, 17, 18, 21, 22, 23], "load": [0, 1, 3, 4, 6, 8, 9, 12, 19, 21, 22], "store": [0, 1, 3, 4, 6, 8, 9, 10, 12, 16, 19, 20, 23, 24], "addrgen": [0, 25], "address": [0, 2, 4, 5, 6, 8, 11, 12, 16, 17, 18, 19, 24, 26], "gener": [0, 1, 2, 3, 4, 5, 7, 8, 11, 12, 16, 20, 24, 26], "vldu": [0, 12], "vstu": 0, "host": 0, "regist": [0, 1, 2, 4, 6, 9, 10, 11, 15, 16, 17, 22, 24, 25], "file": [0, 1, 2, 5, 6, 10, 11, 12, 16, 17, 18, 22, 24, 26], "slice": [0, 1, 2, 7, 22, 24, 25], "function": [0, 1, 2, 5, 6, 12, 16, 17, 19], "lane_sequenc": 0, "set": [0, 3, 6, 10, 13, 14, 15, 17, 19, 21], "up": [0, 4, 19], "vrf": [0, 1, 2, 4, 12, 16, 17, 18, 20, 26], "operand_request": [0, 8, 9], "modul": [0, 2, 4, 5, 6, 7, 8, 9, 10, 13, 15, 21, 23, 25], "operand_queues_stag": 0, "instanti": [0, 5, 6, 10, 12, 25], "operand": [0, 2, 3, 4, 7, 13, 17, 25], "queue": [0, 4, 10, 12, 17, 19, 20, 22], "operand_queu": [0, 11], "buffer": [0, 3, 8, 9, 11, 12, 18, 24, 25, 26], "between": [0, 6, 9, 12, 13, 16, 18, 19, 20, 21, 22], "vector_fus_stag": 0, "valu": [0, 1, 4, 6, 7, 13, 19, 20, 22], "simd": [0, 1, 17], "alu": [0, 1, 2, 4, 8, 9, 10, 11, 12, 18, 19], "unpipelin": 0, "simd_alu": [0, 16], "fixed_p_round": [0, 16], "fix": [0, 1, 2, 3, 5, 6, 8, 15, 17], "point": [0, 1, 2, 3, 5, 6, 8, 9, 15, 17, 18, 19, 20], "arithmet": [0, 2, 3, 8, 13, 15, 16, 17, 18], "round": [0, 3, 17, 19], "inform": [0, 19, 22], "vmfpu": [0, 20], "fpu": [0, 1, 2, 8, 11], "multipli": [0, 1, 2, 19], "divid": [0, 16, 19], "pipelin": [0, 3, 4, 9, 10, 16, 20, 24], "multi": [0, 8, 15, 19, 21, 24], "cycl": [0, 1, 3, 4, 10, 15, 16, 20, 21, 22], "simd_mul": 0, "simd_div": 0, "thi": [1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24], "section": [1, 9, 19], "introduc": 1, "you": 1, "processor": [1, 4, 5, 6, 8, 9, 13, 17, 18, 19, 22, 23, 26], "modular": [1, 2, 9, 13, 22], "open": 1, "sourc": [1, 4, 7, 13, 16, 19, 20, 22, 23, 25], "process": [1, 2, 3, 4, 8, 13, 14, 15, 19, 20, 21, 25, 26], "design": [1, 2, 9, 14, 22, 25], "augment": 1, "risc": [1, 2, 3, 6, 7, 8, 13, 15, 18, 22, 26], "v": [1, 2, 3, 6, 7, 8, 13, 15, 18, 19, 20, 22, 26], "high": [1, 4, 7, 10, 12, 13, 16, 19, 22, 23], "perform": [1, 2, 5, 6, 13, 19, 21, 22, 24], "energi": 1, "effici": [1, 13], "comput": [1, 4, 12, 13, 15, 16, 19, 20, 21, 22], "It": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 22, 23, 24, 25, 26], "develop": 1, "pulp": 1, "platform": 1, "eth": 1, "zurich": 1, "univers": 1, "bologna": 1, "At": 1, "its": [1, 4, 17, 19, 20], "core": [1, 2, 3, 5, 16, 23, 25], "scalabl": [1, 2, 5, 17, 19], "acceler": [1, 2, 22], "compliant": [1, 6, 25], "extens": [1, 2, 9, 10, 17, 22], "1": [1, 3, 5, 7, 11, 14, 15, 19, 21], "0": [1, 2, 3, 4, 7, 8, 11, 13, 16, 17, 19, 20, 22, 24, 26], "rvv": [1, 2, 3, 5, 13, 18, 19, 22], "specif": [1, 2, 4, 9, 12, 17, 22, 25], "data": [1, 2, 5, 6, 8, 12, 13, 15, 16, 17, 18, 19, 22, 26], "parallel": [1, 2, 4, 5, 8, 14, 16, 17, 18, 19, 22], "workload": 1, "embed": [1, 13, 18], "environ": [1, 5], "built": 1, "plug": [1, 6], "suitabl": [1, 13, 20], "system": [1, 4, 5, 6, 10, 19], "chip": [1, 5], "soc": 1, "requir": [1, 2, 3, 6, 17, 19, 20, 23, 25, 26], "capabl": [1, 16], "applic": [1, 24], "signal": [1, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 16, 23, 24, 25, 26], "linear": [1, 20], "algebra": 1, "machin": 1, "learn": 1, "kernel": 1, "vision": 1, "can": [1, 3, 4, 6, 15, 17, 19, 20, 22, 24, 26], "configur": [1, 2, 8, 10, 11, 14, 17, 18, 19, 22], "power": [1, 2, 5, 19], "2": [1, 3, 5, 7, 10, 12, 15, 19], "number": [1, 2, 5, 6, 8, 9, 11, 15, 16, 17, 21, 24, 26], "lane": [1, 3, 5, 6, 10, 20, 22, 24, 25, 26], "rang": [1, 19], "from": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26], "16": [1, 2, 5, 7, 13, 14, 15, 19], "each": [1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26], "contain": [1, 2, 6, 11, 19], "sinc": [1, 4, 19, 20], "accumul": [1, 15, 16, 17, 19, 20], "execut": [1, 2, 3, 4, 7, 8, 9, 10, 14, 17, 18, 19, 20, 26], "one": [1, 2, 4, 6, 7, 8, 14, 15, 17, 18, 19, 20, 21, 22], "maximum": [1, 4, 26], "64": [1, 2, 6, 7, 10, 13, 14, 15, 16, 19, 20], "packet": [1, 10], "where": [1, 19, 22], "element": [1, 3, 4, 8, 9, 10, 12, 14, 16, 17, 18, 20, 21, 22, 23, 24, 26], "eight": [1, 19], "8": [1, 3, 7, 10, 13, 14, 15, 16, 19, 20, 22], "fashion": 1, "": [1, 2, 3, 4, 5, 6, 7, 10, 11, 16, 17, 18, 21, 25], "diagram": 1, "compos": [1, 19, 23], "follow": [1, 17, 19, 25], "major": 1, "compon": [1, 9, 10, 16, 22], "vfu": [1, 4, 8, 10, 11, 12, 17, 24], "includ": [1, 2, 3, 5, 6, 8, 10, 13, 16, 18, 20], "across": [1, 3, 4, 5, 9, 10, 11, 12, 16, 17, 19, 20], "The": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26], "provid": [1, 4, 10, 13, 16, 19, 20], "These": [1, 10, 12, 14, 18, 19, 20, 21, 22], "schedul": [1, 9, 10, 18], "ensur": [1, 3, 4, 6, 8, 9, 10, 13, 16, 18, 22, 24, 26], "synchron": [1, 4, 8, 12, 14, 18, 22, 25], "legal": [1, 3], "pattern": [1, 22, 23], "larg": [1, 13, 22], "partit": 1, "bandwidth": 1, "interfac": [1, 2, 19], "ar": [1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 24, 26], "issu": [1, 2, 3, 6, 8, 9, 10, 11, 12, 16, 19, 21, 23, 24], "via": [1, 2, 3, 4, 5, 6, 8, 9, 10, 13, 15, 16, 18, 19, 22, 23, 24, 25, 26], "axi": [1, 2], "compat": [1, 13, 16], "access": [1, 2, 3, 4, 5, 6, 8, 12, 18, 19, 21, 24, 25], "either": [1, 20, 22], "dram": [1, 5], "tcdm": 1, "construct": [1, 20, 26], "user": [1, 5], "support": [1, 3, 4, 5, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26], "datatyp": 1, "int": [1, 7, 11, 13, 15, 16, 17], "fp": [1, 6, 8, 10, 17, 18], "option": [1, 5, 10, 13, 15, 17, 20], "featur": [1, 2, 6, 9], "like": [1, 2, 8, 16, 17, 18, 20, 23], "float": [1, 3, 9, 17, 18, 19], "reduct": [1, 8, 17], "ideal": [1, 6], "academ": 1, "research": 1, "compil": 1, "hardwar": [1, 3, 5, 6, 8, 11, 13, 18, 19, 21], "softwar": 1, "co": 1, "custom": [1, 5], "fpga": 1, "base": [1, 3, 4, 5, 7, 8, 9, 13, 14, 15, 16, 19, 20, 22, 23, 24], "prototyp": 1, "think": 1, "muscl": 1, "boost": 1, "special": [1, 2, 3, 9, 10, 14, 19, 20], "repetit": 1, "heavi": 1, "task": 1, "thousand": 1, "transform": [1, 10], "imag": [1, 19], "instead": [1, 6, 20, 23], "time": [1, 4, 8, 10, 19, 21, 25], "mani": [1, 4, 10, 13, 14], "onc": [1, 3, 4, 9, 12, 18, 19, 20], "long": [1, 4], "list": 1, "similar": [1, 17], "how": [1, 4, 9, 10, 14, 19], "modern": 1, "gpu": 1, "work": [1, 2, 4, 25], "game": 1, "wai": [1, 4, 19, 20], "more": [1, 2, 3, 19, 20], "tailor": [1, 14], "most": [1, 2, 3, 19], "purpos": [1, 13], "cpu": 1, "two": [1, 2, 5, 6, 9, 13, 16, 19, 20, 21, 23], "piec": [1, 9], "per": [1, 2, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 24, 25, 26], "dozen": 1, "hundr": 1, "make": [1, 13, 17, 19], "much": 1, "faster": 1, "when": [1, 2, 3, 4, 6, 7, 9, 10, 12, 14, 15, 16, 18, 19, 20, 21, 24, 26], "deal": 1, "structur": [1, 4, 8, 9, 18], "filter": [1, 5, 16, 20], "an": [1, 3, 4, 6, 9, 10, 13, 19, 20, 24, 25], "audio": 1, "appli": [1, 10, 17, 24, 25], "blur": 1, "effect": [1, 3, 13, 19, 22, 26], "dot": 1, "product": [1, 15], "neural": 1, "network": 1, "layer": 1, "add": [1, 17], "offload": 1, "bulk": 1, "i": [2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26], "implement": [2, 4, 5, 7, 8, 10, 13, 14, 15, 16, 18, 19, 21, 22, 24, 26], "directli": [2, 6, 20, 25], "scalar": [2, 3, 4, 5, 6, 13, 14, 19, 20, 21, 23, 25], "all": [2, 3, 6, 9, 10, 12, 15, 17, 18, 19, 20, 22, 24, 26], "sub": [2, 7, 9, 10, 18, 21], "A": [2, 4, 7, 9, 16, 18, 19, 22, 23, 26], "keep": [2, 4, 24], "csr": [2, 19], "state": [2, 14, 19, 20, 23, 24, 25, 26], "inject": [2, 3, 20], "control": [2, 3, 4, 6, 9, 13, 15, 20, 22], "enforc": [2, 3, 4, 6], "collect": [2, 14], "result": [2, 4, 6, 7, 10, 12, 13, 14, 17, 19, 21, 22, 23, 25], "plu": [2, 6, 19], "initi": [2, 6, 12, 19, 20], "aw": [2, 6], "transact": [2, 9, 14, 23, 24, 25, 26], "dataflow": 2, "run": [2, 4, 9, 17], "byte": [2, 3, 8, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24], "layout": [2, 3, 20, 22, 26], "reshuffl": [2, 20, 22, 26], "assembl": 2, "distribut": [2, 9, 19, 20], "predic": [2, 13, 19, 20], "complex": [2, 5, 14, 20], "vrgather": [2, 20], "count": [2, 9, 16, 22, 24, 26], "vlen": [2, 5, 6, 8, 11, 16, 17, 18, 19, 24, 26], "type": [2, 3, 4, 6, 7, 8, 9, 11, 14, 15, 16, 17, 18, 19, 20, 21, 24, 26], "extend": [2, 6, 8, 13, 14, 17], "stabl": [2, 14], "deriv": [2, 4, 8], "consid": 2, "1024": [2, 5], "name": [2, 5, 6, 7, 11, 13, 15, 17, 18, 19], "descript": [2, 3, 5, 6, 7, 8, 10, 11, 13, 17, 20, 24, 26], "nrlane": [2, 5, 6, 8, 9, 11, 16, 17, 18, 20, 22, 24, 26], "length": [2, 5, 6, 8, 9, 11, 16, 17, 19, 20, 24, 26], "ossupport": [2, 5, 6], "enabl": [2, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 21, 22, 25, 26], "fault": [2, 4, 23, 24, 25, 26], "onli": [2, 3, 4, 6, 7, 9, 10, 14, 16, 18, 19, 20, 22, 23, 24, 26], "first": [2, 4, 13, 19, 20, 22, 23, 24], "logic": [2, 4, 8, 11, 14, 16, 22, 23], "fpusupport": [2, 5, 6, 8, 10, 11, 17], "fp16": [2, 5, 10, 17], "32": [2, 5, 6, 7, 10, 13, 14, 15, 19], "fpextsupport": [2, 5, 6, 8, 17], "vfrec7": [2, 3, 5, 6, 17], "vfrsqrt7": [2, 5, 6, 17], "fixptsupport": [2, 5, 6, 8, 13, 15, 16, 17], "segsupport": [2, 5, 6], "cva6cfg": [2, 6, 8, 17], "record": [2, 6], "width": [2, 3, 5, 8, 9, 10, 12, 16, 17, 19, 20, 22, 24, 25, 26], "bu": [2, 3, 5, 6, 8, 19, 20, 23, 25], "axi_": 2, "channel": [2, 6, 23, 24], "bundl": 2, "typedef": [2, 6], "exception_t": [2, 6], "accelerator_": 2, "acc_mmu_": [2, 6], "dir": 2, "clk_i": [2, 3, 4, 5, 6, 8, 10, 11, 12, 14, 15, 18, 21, 22, 23, 24, 25], "rst_ni": [2, 3, 4, 5, 6, 8, 10, 11, 12, 14, 15, 18, 21, 22, 23, 24, 25], "In": [2, 3, 6, 12, 19, 21], "clock": [2, 3, 4, 5, 6, 8, 9, 10, 12, 14, 15, 22, 24], "reset": [2, 3, 4, 5, 6, 8, 9, 10, 12, 14, 15, 22, 24], "scan_": [2, 6], "out": [2, 3, 5, 6, 19], "scan": [2, 5, 6, 8], "chain": [2, 5, 6, 8], "test": [2, 5, 6, 8], "acc_req_i": [2, 3], "acc_resp_o": [2, 3], "axi_req_o": [2, 6, 25], "axi_resp_i": [2, 6, 25], "fulli": [2, 6, 14, 15, 17, 19, 20, 23], "ew": 2, "mismatch": [2, 3], "e": [2, 3, 6, 8, 10, 13, 16, 17, 19, 20, 22, 23], "g": [2, 3, 6, 8, 10, 13, 16, 17, 19, 20, 22, 23], "track": [2, 8, 9, 10, 12, 14, 16, 17, 18, 23, 24, 25, 26], "activ": [2, 3, 5, 6, 10, 11, 12, 14, 15, 18, 20, 21, 22, 23, 24, 25, 26], "complet": [2, 3, 4, 9, 10, 17, 18, 20, 21, 23, 24, 25, 26], "manag": [2, 3, 5, 8, 9, 11, 16, 17, 18, 22, 25], "lifecycl": [2, 18], "scoreboard": [2, 3, 4], "respons": [2, 3, 4, 5, 6, 8, 13, 18, 20, 21, 22, 23, 24, 25, 26], "except": [2, 3, 4, 6, 9, 10, 17], "broadcast": [2, 4, 8, 17, 20], "feed": [2, 18], "through": [2, 4, 5, 6, 15, 16, 19, 20, 23, 26], "receiv": [2, 3, 4, 6, 12, 16, 18, 19, 20, 24, 26], "virtual": [2, 3, 23, 25], "translat": [2, 3, 6, 25], "dedic": [2, 6, 15, 19, 20], "axi4": [2, 6, 23], "detect": [2, 3, 4, 6, 13, 15, 18, 22, 23], "optim": [2, 13], "stride": [2, 3, 20, 21, 23, 25], "connect": [2, 5, 6, 8, 10, 17, 18, 19, 20, 22], "central": [2, 3, 4, 9, 16], "combin": [2, 9, 13, 15, 18, 20, 25], "vfirst": [2, 20], "vcpop": [2, 20], "share": [2, 6, 8, 17], "line": [2, 6, 19], "sv39": [2, 25], "physic": [2, 3, 6, 23, 25], "also": [2, 4, 9, 19, 20, 22, 23], "everi": [2, 3, 4, 16, 19, 20, 22], "datapath": [2, 8, 13, 14, 19, 25], "least": [2, 8, 19], "checker": 3, "well": 3, "form": 3, "request": [3, 4, 6, 12, 17, 18, 19, 20, 21, 24, 25, 26], "backend": [3, 14], "us": [3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 26], "ara_req_o": 3, "valid": [3, 4, 6, 8, 9, 10, 11, 12, 14, 16, 17, 18, 20, 22, 23, 24], "lmul": [3, 19], "sew": [3, 19, 22], "fflag": [3, 8], "statu": [3, 5, 12, 16, 17], "vtype": [3, 19, 20], "vstart": [3, 4, 9, 21, 24, 26], "vxrm": [3, 15], "vxsat": [3, 8, 13], "maintain": [3, 4, 8, 10, 14, 24], "consist": [3, 9, 17, 22], "group": [3, 9, 19], "coordin": [3, 4, 16, 22], "ara_resp_valid": 3, "low": [3, 5, 6, 10, 11, 12, 14, 15, 16, 18, 21, 23, 25], "struct": [3, 16, 17], "incom": [3, 9, 10, 12, 20, 22, 25, 26], "ara_req_ready_i": [3, 21], "back": [3, 5, 6, 12, 16, 17, 18, 19, 20, 22], "end": [3, 5, 7, 8, 18, 20, 21, 23], "readi": [3, 4, 6, 8, 9, 10, 11, 12, 14, 16, 17, 18, 19, 20, 22, 25, 26], "ha": [3, 4, 10, 12, 14, 19, 23, 26], "ara_resp": 3, "metadata": [3, 4, 12, 23, 24], "ara_idle_i": [3, 21], "idl": [3, 4, 9, 12, 18, 21, 23, 24], "accept": [3, 8, 10, 12, 14, 16, 18, 24, 26], "new": [3, 4, 10, 12, 13, 14, 16, 19, 22, 24], "load_complete_i": [3, 21], "store_complete_i": [3, 21], "ara_req_valid_o": 3, "pending_seg_mem_op_o": 3, "pend": [3, 6, 23, 25, 26], "tracker": [3, 4, 10], "wait": [3, 4, 12, 18, 21, 23, 26], "wait_idl": 3, "becom": [3, 19, 21], "wait_idle_flush": 3, "flush": [3, 8, 9, 10, 24, 26], "after": [3, 12, 13, 19, 20, 24], "trigger": [3, 7, 8, 18, 22, 24], "befor": [3, 4, 10, 19, 24], "csr_vl_q": 3, "csr_vtype_q": 3, "csr_vstart_q": 3, "csr_vxrm_q": 3, "csr_vxsat_q": 3, "satur": 3, "encod": [3, 7, 10, 18, 19, 20], "forc": 3, "consecut": [3, 19], "so": [3, 4, 6, 19], "mean": [3, 6, 19], "interpret": [3, 7, 9, 13, 22], "differ": [3, 7, 14, 19, 20, 22], "eew_q": 3, "31": [3, 19], "vreg": 3, "basic": [3, 4, 8], "updat": [3, 4, 10, 12, 16, 18, 22, 24, 26], "upon": [3, 4, 9, 19, 20, 26], "success": 3, "need": [3, 4, 8, 9, 10, 19, 20, 21], "re": [3, 9, 13, 20, 26], "same": [3, 4, 19, 22], "reshuffle_req_d": 3, "vs1": [3, 20, 21], "vs2": [3, 20], "vd": [3, 19, 20, 21], "eew_old_buffer_d": 3, "eew_new_buffer_d": 3, "etc": [3, 4, 5, 7, 10, 12, 13, 14, 15, 16, 17, 19, 20, 22, 23], "thei": [3, 10, 19, 23, 26], "have": [3, 6, 8, 10, 19, 22], "reach": 3, "specul": 3, "commit": [3, 12, 18, 23, 26], "perspect": 3, "handshak": [3, 4, 8, 9, 15, 16, 17, 18, 20, 22, 24, 25, 26], "return": [3, 4, 6, 18, 20, 22], "cannot": [3, 22], "happen": [3, 4, 20], "immedi": [3, 12, 16], "rais": 3, "dure": [3, 4, 5, 10, 16, 22], "For": [3, 4, 6, 12, 15, 16, 19, 20, 21, 22], "exampl": [3, 4, 6, 19], "thu": 3, "answer": 3, "realli": 3, "fast": 3, "error": [3, 8], "therefor": [3, 4], "freez": 3, "until": [3, 4, 6, 10, 18, 19, 20, 21, 23], "vlsu": [3, 19], "report": [3, 25], "absenc": 3, "than": [3, 19], "extract": [3, 7, 8, 14], "field": [3, 16, 19, 21, 23], "vmem_typ": 3, "varith_typ": 3, "mop": 3, "nf": [3, 21], "vm": [3, 16, 20, 24, 26], "rs1": 3, "rs2": 3, "rd": 3, "mew": 3, "vle": [3, 21, 23], "vlse": [3, 21, 23], "vlxe": [3, 23], "vlvx": 3, "vse": [3, 21, 23], "vsse": [3, 21, 23], "vsxe": [3, 23], "vsvx": 3, "index": [3, 5, 7, 9, 19, 20, 21, 22, 25], "whole": 3, "case": [3, 4, 10, 13, 18, 19, 21, 22, 26], "given": [3, 19], "current": [3, 4, 9, 10, 14, 22], "emul": [3, 19], "beyond": [3, 4], "inconsist": 3, "disallow": 3, "write": [3, 4, 6, 8, 12, 16, 17, 18, 19, 20, 23, 24, 25], "invalid": 3, "opcod": [3, 14, 15], "without": [3, 4, 19, 24], "fpext": 3, "reus": [3, 9, 17], "appear": 3, "slot": 3, "switch": 3, "csrrw": 3, "csrr": 3, "csrrc": 3, "variant": 3, "writabl": 3, "vlenb": 3, "read": [3, 4, 8, 12, 17, 18, 19, 23, 24, 25], "caus": [3, 4, 9, 19], "If": [3, 4, 6, 20, 24], "treat": 3, "nop": 3, "some": [3, 19], "reg": 3, "req_readi": 3, "resp_valid": 3, "doesn": 3, "t": [3, 8, 9], "stall": [3, 4, 12, 20, 23], "ara": [4, 7, 9, 10, 11, 16, 17, 18, 25], "pe": [4, 23, 25, 26], "correct": [4, 6, 9, 10, 18, 19], "order": [4, 6, 8, 10, 19], "resolut": 4, "flight": [4, 16], "due": [4, 9, 19], "resourc": 4, "constraint": [4, 18], "map": [4, 25, 26], "global": [4, 8, 12], "tabl": [4, 12, 19], "token": 4, "protocol": [4, 5, 17, 21], "propag": [4, 15, 22, 23], "precis": [4, 6, 17, 18, 20], "forward": [4, 8, 15, 16, 17, 19, 20, 21], "standard": [4, 6, 9, 20, 22, 25], "ara_req_i": [4, 21], "ara_req_valid_i": [4, 21], "pe_req_ready_i": 4, "pe_resp_i": 4, "alu_vinsn_done_i": 4, "mfpu_vinsn_done_i": 4, "fu": [4, 10], "addrgen_ack_i": 4, "addrgen_exception_i": 4, "addrgen_exception_vstart_i": 4, "addrgen_fof_exception_i": 4, "pe_scalar_resp_i": 4, "pe_scalar_resp_valid_i": 4, "ara_req_ready_o": 4, "ara_resp_o": 4, "ara_resp_valid_o": 4, "pe_req_o": 4, "pe_req_valid_o": 4, "global_hazard_table_o": 4, "matrix": 4, "ara_idle_o": 4, "pe_scalar_resp_ready_o": 4, "pe_vinsn_running_q": 4, "bitmap": 4, "show": [4, 19], "which": [4, 8, 9, 10, 11, 18, 19, 20, 22, 23], "vinsn_running_q": [4, 9, 26], "aggreg": [4, 25], "indic": [4, 10, 17, 19, 20, 21, 22, 23, 25, 26], "ani": [4, 19], "live": 4, "extrem": [4, 22], "debug": 4, "vinsn_id_n": 4, "alloc": 4, "id": [4, 5, 6, 9, 12, 16, 18, 23, 24], "next": [4, 15, 16, 19, 20, 22, 26], "lzc": [4, 10, 22], "raw": 4, "war": [4, 12], "waw": [4, 12], "against": [4, 12], "read_list_q": 4, "write_list_q": 4, "serial": [4, 6, 14], "prevent": [4, 6, 9, 12], "prematur": [4, 12], "produc": [4, 8, 15, 16, 18, 20], "last": [4, 19, 22, 23], "vl": [4, 9, 19, 20, 21], "vsew": [4, 16, 20, 24], "import": [4, 18, 19], "align": [4, 12, 13, 20, 22, 23, 24, 26], "counter": [4, 5, 9, 10, 12, 16, 20, 21, 24, 26], "throttl": 4, "gold": 4, "ticket": 4, "account": 4, "block": [4, 5, 9, 10, 15, 22], "identifi": [4, 10, 11, 19, 21], "target": [4, 10, 16, 19], "target_vfu": 4, "mfpu": [4, 8, 9, 10, 11, 12, 17], "sldu": [4, 8, 11, 16, 19], "masku": 4, "avoid": [4, 5, 9, 10, 12, 17, 18, 19, 20, 21], "burst": [4, 23, 24, 25, 26], "relat": [4, 12, 20, 26], "build": [4, 6, 20], "pe_req_d": 4, "evalu": [4, 5, 7], "avail": [4, 18, 19], "enter": 4, "ack": [4, 17], "default": [4, 5, 10], "hold": 4, "know": 4, "other": [4, 8, 20], "assign": [4, 17, 19, 22, 25], "clear": 4, "fetch": [4, 6, 9, 16, 19, 20], "throughput": [4, 18, 24], "vld": 4, "v0": [4, 11, 19, 20], "addr": [4, 16, 18], "vadd": [4, 13], "v1": [4, 19], "written": [4, 12, 16, 18, 19, 20, 24], "credit": 4, "depth": [4, 10, 13], "5": [4, 19], "vmul": [4, 15, 19], "v2": 4, "abl": 4, "becaus": [4, 19], "destin": [4, 16, 19, 20, 22], "correctli": [4, 9, 19], "As": [4, 19], "soon": 4, "second": [4, 13, 19], "allow": [4, 6, 7, 8, 13, 22], "restrict": [4, 14, 20], "would": [4, 20], "mechan": [4, 6, 18], "actual": [4, 22], "someth": 4, "whenev": 4, "alreadi": [4, 9, 14, 20], "full": [4, 8, 9, 11, 15, 19, 20, 21], "bump": 4, "respect": [4, 18, 19], "down": [4, 9, 21, 22], "reason": [4, 5], "go": [4, 16, 19], "capac": [4, 10], "event": 4, "impli": [4, 19, 20], "wa": [4, 19], "finish": [4, 21], "proce": [4, 18], "vinsn_queue_readi": 4, "stall_lanes_desynch": 4, "global_hazard_table_d": 4, "nrvinsn": 4, "spars": 4, "care": [4, 18], "awar": 4, "alongsid": 5, "benchmark": [5, 6], "standalon": 5, "simul": 5, "simpl": [5, 8, 9, 19], "call": [5, 19], "histor": 5, "peripher": 5, "interconnect": [5, 18, 22], "adapt": [5, 13, 17], "parameteriz": 5, "vari": [5, 10, 13, 19, 22], "usual": [5, 23, 26], "o": [5, 6, 8, 21], "fp32": [5, 10, 17], "fp64": [5, 10, 17], "axirespdelai": 5, "delai": [5, 19, 21], "picosecond": 5, "gate": [5, 6, 16], "l2numword": 5, "word": [5, 16, 26], "4mib": 5, "region": 5, "size": [5, 8, 19, 20, 24], "0x8000_0000": 5, "gb": 5, "0xc000_0000": 5, "4": [5, 7, 10, 15, 16, 19], "kb": 5, "ctrl": 5, "0xd000_0000": 5, "One": [5, 10, 17, 18, 19], "master": [5, 6], "three": [5, 6, 19, 20, 22, 24, 26], "slave": 5, "axi_xbar": 5, "rout": [5, 8, 10, 18, 19], "rule": 5, "non": [5, 7, 9, 20, 22], "synthesiz": 5, "tc_sram": 5, "axi_to_mem": 5, "axi_atop_filt": 5, "atom": 5, "apb": 5, "expos": 5, "lite": 5, "convert": [5, 8, 19, 25, 26], "printf": 5, "putc": 5, "exit": 5, "dynam": [5, 6, 15, 20, 22], "templat": 5, "config": 5, "scan_enable_i": [5, 8], "scan_data_i": [5, 8], "dft": 5, "uart_prdata_i": 5, "uart_pready_i": 5, "uart_pslverr_i": 5, "exit_o": 5, "termin": 5, "flag": [5, 8, 9, 11, 13, 15, 16, 20, 25], "sens": 5, "testbench": 5, "hw_cnt_en_o": 5, "scan_data_o": 5, "uart_": 5, "automat": 5, "config_pkg": 5, "cva6_user_cfg_t": 5, "gen_usr_cva6_config": 5, "wide": [5, 6, 7, 10, 13, 16, 19, 20, 25], "port": [5, 10, 14, 15, 18, 19, 22, 25], "bank": [5, 8, 12], "poorli": 5, "convers": [6, 22], "merg": [6, 14], "traffic": 6, "unifi": 6, "architectur": [6, 19], "arbitr": 6, "flexibl": [6, 10, 13, 17], "parameter": [6, 11, 14, 16, 17], "rv64gc": 6, "linux": 6, "l1": 6, "cach": 6, "l2": 6, "properli": 6, "speak": 6, "program": 6, "flow": [6, 15, 16, 22, 26], "tighlti": 6, "coupl": [6, 21], "both": [6, 14, 17, 19, 20, 25], "privat": 6, "bypass": [6, 9, 20], "potenti": [6, 22], "main": [6, 8, 19, 20], "singl": [6, 8, 9, 10, 13, 16, 19, 23], "d": [6, 14], "snoop": 6, "stale": 6, "No": 6, "start": [6, 9, 19, 20, 26], "safe": [6, 24], "do": [6, 20], "mmu": [6, 26], "ones": [6, 26], "done": [6, 13, 17, 18, 20], "accelerator_req_t": 6, "accelerator_resp_t": 6, "req": 6, "resp": 6, "cva6_to_acc_t": 6, "pack": [6, 7, 9], "acc_to_cva6_t": 6, "direct": [6, 8, 11, 14, 15, 18, 19, 20, 22], "input": [6, 11, 14, 15, 18, 20, 22, 24, 25], "boot_addr_i": 6, "hart_id_i": 6, "thread": 6, "output": [6, 8, 15, 19, 22, 25], "ariane_axi_req_t": 6, "narrow": [6, 19], "axi_dw_convert": 6, "adjust": [6, 10, 21], "match": [6, 7, 9, 19, 22, 24], "emit": [6, 10], "path": [6, 8, 10, 18], "backpressur": [6, 18], "spill": [6, 26], "inval_valid": 6, "inval_addr": 6, "notif": 6, "assert": [6, 18, 22, 25], "acc_cons_en": 6, "just": 6, "tool": 6, "OF": 6, "defin": [6, 9, 10, 13, 16, 18], "replac": 6, "perfect": 6, "accel_dispatcher_id": 6, "fifo": [6, 8, 9, 16, 26], "trace": 6, "isol": [6, 25], "stage": [7, 10, 14, 15, 17, 20, 26], "stream": [7, 20], "vew": [7, 14], "operand_a_i": [7, 13, 14], "elen_t": [7, 11, 13, 14, 15, 22], "shift": [7, 14, 15, 19, 22], "amount": [7, 19, 22], "j": 7, "operand_b_i": [7, 13, 14], "valid_i": [7, 13, 14, 15, 18, 22], "op_i": [7, 13, 14, 15, 16, 22], "ara_op_": [7, 13, 14, 15], "occur": [7, 17, 18, 24], "select": [7, 8, 9, 10, 12, 13, 15, 16, 17, 19, 20, 22], "vew_i": [7, 13, 14], "vew_": [7, 13, 14, 15], "specifi": [7, 15, 22], "ew16": [7, 13, 14, 16, 20, 22], "ew64": [7, 13, 14, 20], "vxrm_t": [7, 13, 15], "r_o": 7, "strb_t": [7, 8, 13, 14, 15], "union": [7, 13, 14, 15], "simultan": [7, 10, 19], "x": [7, 19], "w8": 7, "w16": [7, 13], "w32": 7, "w64": 7, "vssra": [7, 13], "vssrl": [7, 13], "vnclip": [7, 13, 16], "vnclipu": [7, 13], "strategi": [7, 17], "rnu": 7, "nearest": [7, 13, 15], "rne": 7, "ti": 7, "even": [7, 13, 15, 20], "rtz": 7, "toward": 7, "zero": [7, 13, 22], "neg": 7, "posit": [7, 19], "lead": [7, 19], "begin": [7, 18, 24], "opa": [7, 13], "opb": [7, 13], "negat": 7, "th": [7, 20], "ORs": 7, "remain": [7, 19, 24], "constant": [7, 18], "lower": [7, 15, 19], "h0000000000000000": 7, "h0000000000000001": 7, "h0000000000000003": 7, "h7fffffffffffffff": 7, "help": 7, "whether": [7, 16, 17], "project": 8, "author": [8, 11, 13, 17], "matheu": [8, 11, 13, 17], "cavalcant": [8, 11, 13, 17], "licens": [8, 11, 13], "shl": 8, "51": [8, 11, 13], "solderpad": [8, 11, 13], "version": [8, 13, 14], "repres": [8, 17, 21], "submodul": [8, 20, 25], "encapsul": [8, 18], "subset": 8, "total": [8, 19], "half": [8, 10, 16, 19], "doubl": [8, 9, 10, 12], "format": [8, 10, 13, 15, 26], "pe_req_t_bit": 8, "pe_resp_t_bit": 8, "vaddr_t": [8, 16, 17, 18, 24, 26], "vlen_t": 8, "pe_req_i": [8, 23, 24, 25, 26], "pe_req_ready_o": [8, 9, 24, 25], "pe_resp_o": [8, 9, 24, 25], "alu_vinsn_done_o": [8, 17], "mfpu_vinsn_done_o": [8, 17], "lsu_ex_flush_i": [8, 11, 12, 24, 26], "acknowledg": [8, 12, 18, 24, 26], "vrf_req": 8, "break": [8, 9, 21], "reduc": 8, "pressur": [8, 20], "spill_regist": [8, 9, 16], "i_mask_ready_spill_regist": 8, "hazard": [8, 9, 17, 23], "command": [8, 9, 11, 12], "creation": [8, 20], "pe_req": 8, "vfu_oper": 8, "push": [8, 9, 10], "right": [8, 19, 20, 22], "be_i": [8, 14], "buse": [8, 25], "stu": [8, 11, 25], "fifo_v3": [8, 10, 23], "drive": [8, 12, 14, 25], "stream_mux": 8, "choos": [8, 13], "among": 8, "opqueu": [8, 20], "grant": [8, 12, 18, 24], "_gnt": 8, "condit": [8, 9, 13, 19], "within": [9, 14, 16, 19, 22], "individu": [9, 19], "act": [9, 16], "local": [9, 20], "document": [9, 11, 13, 16, 19], "focus": 9, "pe_req_t": [9, 24, 26], "pe_resp_t": [9, 24, 26], "commun": 9, "operand_request_cmd_t": [9, 18], "vfu_operation_t": [9, 16, 17], "involv": 9, "pe_req_valid_i": [9, 23, 24, 25, 26], "sampl": [9, 21], "seen": [9, 19], "last_id_q": 9, "en_sync_mask_q": 9, "fall_through_regist": 9, "instanc": [9, 11, 14, 16, 17, 23], "sever": [9, 15, 16, 18, 19], "fine": 9, "grain": 9, "operand_request_valid": 9, "lsu_ex_flush_o": [9, 11, 12], "vcompress": [9, 20], "vrgat_req_t": 9, "vrgat_cmd_req_cnt_q": 9, "outstand": 9, "maskb": [9, 20], "isn": 9, "book": 9, "servic": 9, "massiv": 9, "prepar": [9, 10, 20, 21, 23, 26], "categor": 9, "comparison": [9, 13, 20], "sent": [9, 10, 12, 16, 19], "proper": [9, 25], "eew": [9, 10, 19, 20, 22], "balanc": [9, 20], "divis": [9, 14], "appropri": [9, 11, 19], "vfu_operation_o": 9, "vfu_operation_valid_o": 9, "determin": [9, 10, 18, 19, 20, 26], "spuriou": 9, "vinsn_done_q": 9, "mark": 9, "notifi": [9, 26], "vinsn_don": 9, "behavior": [9, 10, 11, 15], "sequenti": [9, 10, 16, 18, 19, 20, 21, 22, 24], "gather": [9, 20], "Its": [9, 14, 16], "highli": 9, "addit": [9, 19], "sv": [10, 13], "manipul": [10, 22], "consum": [10, 20, 26], "widen": [10, 12, 19], "normal": [10, 16, 19], "kei": [10, 18], "part": [10, 18, 19, 20], "flush_i": 10, "intern": [10, 16, 19, 21, 22], "recoveri": 10, "lane_id_i": [10, 11], "belong": [10, 20], "operand_queue_cmd_i": [10, 11], "operand_queue_cmd_valid_i": [10, 11], "operand_i": [10, 11, 18], "operand_valid_i": [10, 11, 18], "operand_issued_i": [10, 11], "were": 10, "operand_ready_i": 10, "hot": [10, 18], "cmd_pop_o": 10, "been": [10, 23], "pop": [10, 11], "accesscmdpop": 10, "operand_queue_ready_o": [10, 11], "operand_o": 10, "operand_valid_o": 10, "operand_target_fu_o": 10, "cmdbufdepth": 10, "databufdepth": 10, "enum": [10, 17], "supportintext": 10, "integ": [10, 15, 16, 17, 18, 19], "supportreduct": 10, "supportntrv": 10, "extern": [10, 17, 18], "visibl": 10, "upcom": 10, "deliveri": 10, "usag": 10, "enough": 10, "mai": 10, "overflow": [10, 13, 15], "driven": [10, 15], "compar": [10, 19], "ibuf_usage_q": 10, "increment": [10, 21], "decrement": [10, 14], "subnorm": 10, "fp8_m_lzc": 10, "fp16_m_lzc": 10, "fp32_m_lzc": 10, "mantissa": 10, "fp8": 10, "type_convers": 10, "sign": [10, 14, 15], "int8": 10, "int16": 10, "expon": 10, "inact": 10, "reorder": 10, "shuffle_index": [10, 20, 24, 26], "mode": [10, 15, 17, 23], "opqueueconversionsext": 10, "zext": 10, "widefp2": 10, "adjustfpcvt": 10, "opqueuereductionzext": 10, "final": [10, 12, 13, 14, 16, 18, 20, 21, 24], "msb": [10, 20], "harmless": 10, "alter": 10, "ntr_red": 10, "0x7ff0000000000000": 10, "max": [10, 15, 23], "obuf_control": 10, "elem_count_q": 10, "select_q": 10, "info": [10, 17, 23, 26], "tightli": [10, 21], "fragment": 10, "emiss": 10, "sophist": 10, "wise": [10, 13, 22, 26], "fill": 10, "intellig": 10, "unsign": [11, 14, 15, 16], "fpu_support_": 11, "operand_queue_cmd_t": [11, 18], "asynchron": 11, "idx_width": 11, "nroperandqueu": 11, "mask_b_cmd_pop_o": 11, "b": [11, 15, 19], "sldu_addrgen_cmd_pop_o": 11, "continu": [11, 19], "elabor": 11, "orchestr": [12, 23], "deliv": [12, 16, 24], "them": [12, 14, 18, 20, 24, 26], "global_hazard_table_i": 12, "operand_request_i": 12, "operand_request_valid_i": 12, "operand_queue_ready_i": 12, "_result_": 12, "_i": [12, 15], "operand_request_ready_o": 12, "vrf_": 12, "_o": [12, 20], "operand_queue_": 12, "_gnt_o": 12, "_result_final_gnt_o": 12, "wrap": 12, "truli": 12, "releas": 12, "requester_metadata_t": 12, "insert": 12, "resolv": [12, 19], "toggl": [12, 16], "fsm": [12, 16], "On": [12, 20], "transit": [12, 16, 18, 24, 26], "unresolv": 12, "prioriti": [12, 19], "arbit": [12, 19], "vrf_req_o": 12, "vrf_addr_o": 12, "vrf_wen_o": 12, "associ": 12, "sta": 12, "slideaddrgena": 12, "maskm": [12, 20], "abort": 12, "technic": 13, "explan": 13, "vm_i": 13, "mask_i": [13, 14, 15, 16, 17, 24, 26], "narrowing_select_i": 13, "code": 13, "selector": [13, 15], "ew8": [13, 14, 16, 20, 22], "rm": [13, 16], "vxrm_i": [13, 15], "result_o": [13, 14, 15], "vxsat_o": [13, 15], "vxsat_t": [13, 15], "alu_operand_t": 13, "alu_sat_operand_t": 13, "8x": 13, "4x": 13, "ew32": [13, 14, 20], "2x": 13, "1x": 13, "unpack": [13, 14, 20], "accordingli": [13, 16, 26], "statement": 13, "nest": 13, "vsadd": 13, "vasub": 13, "condition": 13, "interact": [13, 16, 23, 25], "certain": [13, 19], "move": [13, 19], "vsll": 13, "vsrl": 13, "vsra": 13, "vnsrl": 13, "vnsra": [13, 16], "clip": 13, "datawidth": 13, "limit": [13, 19], "vand": 13, "vor": 13, "vxor": 13, "vsub": 13, "vsaddu": 13, "vmseq": [13, 20], "vmslt": 13, "vmax": 13, "vmin": 13, "vssub": 13, "vssubu": 13, "vmerg": 13, "vmxor": 13, "vmxnor": 13, "calcul": [13, 23, 24], "sensit": 13, "convent": 13, "remaind": 14, "serdiv": 14, "natur": 14, "intra": [14, 16], "simplifi": [14, 19, 20, 21, 22], "area": 14, "dividend": 14, "divisor": 14, "vdiv": 14, "vrem": 14, "vdivu": 14, "vremu": 14, "mask_o": [14, 15], "ready_o": [14, 15], "ready_i": [14, 15], "downstream": [14, 18, 20], "valid_o": [14, 15, 22], "issue_state_q": 14, "upstream": 14, "send": [14, 16, 19, 20, 26], "pair": 14, "commit_state_q": 14, "entir": [14, 22], "opa_q": 14, "opb_q": 14, "opa_d": 14, "opb_d": 14, "held": 14, "op_q": 14, "vew_q": 14, "issue_cnt_q": 14, "still": 14, "commit_cnt_q": 14, "skip": 14, "off": [14, 20], "nativ": 14, "partial": [14, 15, 16, 20, 24], "result_q": 14, "previou": [14, 19], "context": 14, "throughout": 14, "manner": [15, 19], "util": [15, 22, 23], "vmulh": 15, "vmulhu": 15, "vsmul": 15, "vmadd": 15, "vmacc": [15, 19], "fixpt_support_": [15, 16], "numpipereg": 15, "elementwidth": 15, "operand_": 15, "c": [15, 19], "view": 15, "chunk": [15, 20], "eas": [15, 19], "variou": [15, 19, 23], "vmulhsu": 15, "vnmsac": 15, "vnmsub": 15, "subtract": 15, "signed_a": 15, "signed_b": 15, "00": 15, "01": 15, "tie": 15, "magnitud": 15, "10": 15, "truncat": 15, "11": [15, 19], "ceil": 15, "fixedpointen": 15, "correspond": [15, 19, 20], "assembli": 15, "128": [15, 19], "upper": [15, 19], "halv": [15, 16], "independ": [15, 24, 25], "over": [16, 18, 22], "primari": 16, "role": [16, 18, 23], "replic": [16, 19], "serv": [16, 22], "golden": 16, "refer": [16, 19], "explain": 16, "aspect": 16, "detail": 16, "summari": 16, "disabl": [16, 17, 20], "definit": [16, 17, 18], "vfu_operation_i": [16, 17], "vxsat_flag_o": [16, 17], "alu_operand_i": [16, 17], "exchang": 16, "inter": 16, "separ": [16, 17, 19, 24], "phase": [16, 24, 26], "accept_pnt": [16, 24, 26], "free": [16, 18], "entri": [16, 24], "issue_pnt": [16, 24, 26], "commit_pnt": [16, 24, 26], "whose": 16, "being": [16, 19], "describ": [16, 19], "temporarili": 16, "wdata": 16, "pointer": [16, 24, 26], "write_pnt": 16, "read_pnt": 16, "result_queue_cnt_q": 16, "mask_operand_ready_i": 16, "sum": 16, "reduction_rx_cnt_q": 16, "inter_lanes_reduction_tx": 16, "narrowing_select_q": 16, "altern": 16, "take": [16, 19, 20], "alu_operand_a": 16, "alu_operand_b": 16, "modifi": [16, 19, 20], "fed": 16, "alu_vxsat_q": 16, "no_reduct": 16, "intra_lane_reduct": 16, "inter_lanes_reduction_rx": 16, "simd_reduct": 16, "ln0_reduction_commit": 16, "govern": 16, "alu_result_gnt_i": [16, 17], "mask_operand_o": 16, "style": 17, "movement": [17, 19], "alu_vxrm_i": 17, "alu_result_wdata_o": 17, "alu_result_addr_o": 17, "alu_red_complete_o": 17, "alu_vxsat": 17, "alu_ready_o": 17, "mul": [17, 18], "div": 17, "sqrt": 17, "mfpu_operand_i": 17, "writeback": 17, "mfpu_result_": 17, "fflags_ex_o": 17, "fpu_red_complete_o": 17, "vfu_operation_valid_i": 17, "alu_operand_valid_i": 17, "mfpu_operand_valid_i": 17, "alu_result_": 17, "mask_valid_i": [17, 24, 26], "alu_mask_readi": 17, "mfpu_mask_readi": 17, "sldu_operand_i": [17, 22], "sldu_": 17, "_req_valid_o": 17, "_gnt_i": 17, "fflags_ex_valid_o": 17, "mask_ready_o": [17, 26], "tag": [17, 19], "mfpu_vxsat": 17, "own": [17, 19], "i_valu": 17, "i_vmfpu": 17, "uniform": 17, "helper": 17, "ara_pkg": [17, 18], "rvv_pkg": 17, "regard": 17, "strict": 17, "clean": 17, "easi": [17, 19], "vfpu": [18, 19], "come": [18, 19, 20], "plai": 18, "exploit": 18, "domain": 18, "operand_ready_o": 18, "result_req_o": 18, "result_id_o": 18, "result_addr_o": 18, "result_wdata_o": 18, "result_be_o": 18, "result_gnt_i": 18, "result_final_gnt_i": 18, "concurr": [18, 25], "onehot": 18, "latch": 18, "necessari": 18, "pass": [18, 19], "basi": 18, "might": 18, "fma": 18, "target_fu": 18, "decoupl": [18, 20, 23, 24], "storag": 18, "facilit": 18, "packag": 18, "fsm_state_q": 18, "operand_valid": 18, "stream_reg_payload": 18, "poll": 18, "endcas": 18, "here": [18, 19], "stream_regist": 18, "i_fpu_stream_reg": 18, "fpu_result_valid": 18, "data_i": 18, "1rw": 19, "There": [19, 20], "isa": 19, "minimum": [19, 25], "let": [19, 24], "look": 19, "4096": 19, "217": 19, "kib": [19, 23], "4kib": 19, "benefit": 19, "our": 19, "constrain": 19, "remov": 19, "earlier": 19, "portion": 19, "insid": 19, "further": [19, 20], "Being": 19, "steadi": 19, "under": [19, 23], "worst": 19, "3": 19, "But": 19, "vload": 19, "vslide": 19, "m": [19, 20], "togeth": 19, "four": [19, 20], "512b": 19, "4096b": 19, "8b": 19, "locat": 19, "12": 19, "signific": 19, "9": 19, "Of": 19, "6": 19, "present": [19, 22], "contigu": 19, "vid": [19, 20], "factor": 19, "equal": 19, "give": 19, "greater": 19, "small": [19, 21], "true": [19, 20], "alwai": [19, 20, 23], "conflict": 19, "discuss": 19, "later": 19, "nibbl": 19, "csv": 19, "vector_starting_addr": 19, "header": 19, "row": 19, "arrang": 19, "howev": 19, "To": [19, 20, 22], "weight": 19, "robin": 19, "highest": 19, "figur": 19, "below": 19, "1f": 19, "we": [19, 20], "place": 19, "shown": 19, "chang": [19, 21, 22, 26], "256b": 19, "2048": 19, "obviou": 19, "get": [19, 20], "7": 19, "note": [19, 20], "repeat": 19, "thing": 19, "observ": 19, "pick": 19, "abov": 19, "outsid": [19, 20], "simpli": 19, "increas": 19, "de": 19, "bye": 19, "sit": 19, "subsystem": 19, "similarli": 19, "doe": [19, 20, 26], "opposit": 19, "subsequ": 19, "thirti": 19, "a0": 19, "h3": 19, "c3": 19, "b3": 19, "e3": 19, "g1": 19, "multiplexor": 19, "deshuffl": [19, 20, 23], "19": 19, "13": 19, "25": 19, "peculiar": 19, "aris": 19, "cross": [19, 23], "boundari": [19, 23], "exacerb": 19, "tail": 19, "undisturb": [19, 20], "polici": [19, 20], "past": 19, "should": 19, "origin": 19, "old": 19, "content": [19, 20], "overwritten": 19, "corrupt": [19, 24], "violat": [19, 23, 26], "u": 19, "256bit": 19, "32b": 19, "64bit": 19, "32x64bit": 19, "1r1w": 19, "\u00bc": 19, "q": 19, "191": 19, "fairli": 19, "straight": 19, "q3": 19, "63": 19, "disturb": 19, "a3a2a1a0": 19, "1a": 19, "16bit": 19, "a1": 19, "unchang": 19, "preserv": 19, "transfer": [19, 24], "straightforward": 19, "again": 19, "f": 19, "h": 19, "henc": 19, "accord": 19, "now": 19, "see": 19, "incorrect": 19, "wrong": 19, "discrep": 19, "step": 19, "understand": 19, "exist": [19, 20], "represent": 19, "vn": 19, "xth": 19, "occupi": 19, "62": 19, "v31": 19, "anoth": 19, "127": 19, "lector": 19, "about": 19, "along": 19, "try": 19, "absorb": 19, "nine": 19, "six": 19, "creat": 20, "vmsof": 20, "viota": 20, "vmand": 20, "vrgatherei16": 20, "vmsbf": 20, "vmsif": 20, "vmfeq": 20, "vmadc": 20, "vmsbc": 20, "save": 20, "mainli": 20, "payload": [20, 26], "recept": 20, "strobe": [20, 24, 25], "otherwis": 20, "never": 20, "ew1": 20, "possibl": [20, 23], "alua": 20, "hand": 20, "categori": 20, "fu_req_i": 20, "fu_resp_o": 20, "mask_req_o": 20, "mask_resp_i": 20, "masku_operands_i": 20, "composit": 20, "bit_enable_mask_o": 20, "alu_result_compressed_seq_o": 20, "agnost": 20, "arriv": 20, "interleav": 20, "deshuffle_index": 20, "revers": 20, "outgo": 20, "especi": 20, "relev": 20, "masku_fu_i": 20, "multiplex": 20, "toler": 20, "boolean": 20, "decid": 20, "_seq_o": 20, "_compressed_seq_o": 20, "pure": 20, "bitmask": 20, "vlbitmasken": 20, "unless": 20, "bit_index": 20, "masku_operand_alu_o": 20, "bit_offset": 20, "vmsgt": 20, "while": [21, 22], "poor": 21, "ipc": 21, "b1": 21, "ara_req_t": 21, "ara_resp_t": 21, "is_segment_mem_op_i": 21, "illegal_insn_i": 21, "illeg": [21, 24, 25, 26], "is_vload_i": 21, "seg_mem_op_end_o": 21, "ara_resp_i": 21, "ara_resp_valid_i": 21, "seri": 21, "scalar_op": 21, "segment_micro_op": 21, "segment_micro_ops_wait_end": 21, "segment_micro_ops_end": 21, "offset": [21, 26], "segment_cnt_q": 21, "vstart_cnt_q": 21, "ara_resp_q": 21, "passthrough": 21, "left": [22, 26], "seamless": 22, "sldu_operand_valid_i": 22, "sldu_operand_ready_o": 22, "sldu_result_o": 22, "sldu_result_valid_o": 22, "sldu_result_ready_i": 22, "vinsn_issue_i": 22, "stride_valid_i": 22, "stride_update_i": 22, "progress": [22, 23, 24], "stride_i": 22, "stride_valid_o": 22, "popcount_o": 22, "popul": 22, "respond": 22, "broken": 22, "lightweight": 22, "common": 22, "rare": 22, "eew_src_i": 22, "eew_dst_i": 22, "dir_i": 22, "slamt_i": 22, "flatten": 22, "op_i_flat": 22, "op_o_flat": 22, "uniqu": 22, "rearrang": 22, "simpler": 22, "exactli": 22, "update_i": 22, "stride_p2_o": 22, "popc_o": 22, "popcount": 22, "xore": 22, "op_o": 22, "organ": 22, "trap": 23, "earli": 23, "semant": 23, "axi_ar_o": 23, "axi_ar_valid_o": 23, "axi_ar_ready_i": 23, "axi_aw_o": 23, "axi_aw_valid_o": 23, "axi_aw_ready_i": 23, "addrgen_operand_i": [23, 25], "axi_addrgen_req_o": 23, "axi_addrgen_valid_o": 23, "axi_addrgen_ready_i": 23, "mmu_ptw_valid_o": 23, "mmu_ptw_ready_i": 23, "mmu_ptw_req_o": 23, "mmu_ptw_resp_i": 23, "addrgen_exception_o": 23, "page": [23, 25], "misalign": [23, 24, 25], "addrgen_ack_o": [23, 25], "core_st_pending_i": [23, 25], "addrgen_idx_op": 23, "wait_last_transl": 23, "addrgen_idx_op_end": 23, "teardown": 23, "axi_dw_store_misalign": 23, "waiting_core_store_pend": 23, "wait_transl": 23, "consumpt": [23, 26], "compli": 23, "256": 23, "beat": [23, 24, 26], "conveni": 23, "kept": 23, "front": 23, "fof_first_valid_q": 23, "r": 24, "possibli": 24, "unmask": 24, "axidatawidth": [24, 26], "axiaddrwidth": [24, 26], "axi_r_t": 24, "axi_r_i": 24, "axi_r_valid_i": 24, "pe_vinsn_running_i": [24, 26], "axi_addrgen_req_i": [24, 26], "axi_addrgen_req_valid_i": [24, 26], "addrgen_illegal_load_i": 24, "axi_r_ready_o": 24, "load_complete_o": [24, 25], "ldu_current_burst_exception_o": 24, "ldu_result_req_o": 24, "ldu_result_addr_o": 24, "ldu_result_wdata_o": 24, "ldu_result_id_o": 24, "ldu_result_be_o": 24, "spill_register_flush": 24, "tripl": 24, "inflight": 24, "dual": [24, 25], "ldu_result_final_gnt_i": 24, "beat_lower_byt": 24, "beat_upper_byt": 24, "result_queu": 24, "must": 24, "valid_result_queu": 24, "wait_result_queu": 24, "handle_except": 24, "accur": 24, "replai": 24, "space": 24, "mid": 24, "robust": 24, "gracefulli": 24, "maxim": 24, "carefulli": 24, "lsu": 25, "rest": 25, "axi_cut": 25, "store_complete_o": [25, 26], "ld": 25, "st": 25, "stu_operand_i": [25, 26], "ldu_result_": 25, "ldu": 25, "i_axi_cut": 25, "mst_req_o": 25, "mst_resp_i": 25, "slv_req_i": 25, "slv_resp_o": 25, "lsu_current_burst_exception_o": 25, "stu_current_burst_except": 25, "ldu_current_burst_except": 25, "saniti": 25, "w": 26, "bug": 26, "axi_w_t": 26, "axi_b_t": 26, "stu_operand_valid_i": 26, "axi_w_ready_i": 26, "axi_b_valid_i": 26, "axi_b_i": 26, "axi_w_o": 26, "axi_w_valid_o": 26, "axi_b_ready_o": 26, "stu_operand_ready_o": 26, "store_pending_o": 26, "axi_addrgen_req_ready_o": 26, "stu_current_burst_exception_o": 26, "fly": 26, "issue_cnt": 26, "commit_cnt": 26, "flushabl": 26, "strb": 26, "monitor": 26, "issue_cnt_bytes_q": 26, "axi_len_q": 26, "vrf_pnt_q": 26, "catch": 26, "permiss": 26, "affect": 26}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "ara": [0, 1, 2, 3, 5, 6, 8, 13, 14, 15, 19, 20, 21, 22, 23, 24, 26], "": [0, 8, 13, 14, 15, 19, 20, 22, 24], "document": [0, 12, 17], "introduct": [0, 1], "soc": [0, 5], "sldu": [0, 2, 22], "masku": [0, 2, 20], "vlsu": [0, 2, 25], "lane": [0, 2, 4, 8, 9, 11, 13, 14, 15, 16, 17, 18, 19], "architectur": [1, 23], "overview": [1, 2, 4, 5, 6, 7, 8, 9, 10, 12, 14, 15, 16, 17, 18, 22, 23, 26], "target": 1, "us": 1, "case": 1, "non": 1, "expert": 1, "what": 1, "i": [1, 7], "why": 1, "top": [2, 5, 16, 22], "level": [2, 5, 16, 17, 22], "vector": [2, 3, 6, 8, 13, 16, 17, 19, 23, 24, 25, 26], "unit": [2, 4, 8, 10, 11, 14, 18, 20, 22, 23, 24, 25, 26], "paramet": [2, 5, 6, 8, 9, 11, 15, 16, 17, 18, 21, 24, 26], "port": [2, 3, 6, 7, 11], "intern": [2, 3, 5, 6, 7, 8, 12, 13, 15, 18, 20, 24, 25], "1": [2, 6, 8, 9, 13, 17, 18, 20, 22, 23, 24], "dispatch": [2, 9, 18, 20, 25], "ara_dispatch": [2, 3], "2": [2, 6, 8, 9, 13, 17, 18, 20, 22, 23, 24], "sequenc": [2, 4, 8, 9, 11, 25], "ara_sequenc": [2, 4], "3": [2, 6, 8, 9, 13, 17, 18, 20, 22, 23, 24], "4": [2, 6, 8, 9, 13, 17, 18, 20, 23, 24], "load": [2, 24, 25], "store": [2, 11, 25, 26], "5": [2, 6, 8, 9, 13, 17, 20, 23, 24], "slide": [2, 8, 22], "6": [2, 8, 9, 13, 17, 24], "mask": [2, 13, 16, 17, 20, 24, 25, 26], "mmu": [2, 23, 25], "support": [2, 6, 11, 16], "interconnect": [2, 19], "commun": 2, "instruct": [3, 4, 9, 13, 16, 23, 24, 26], "decod": [3, 13, 18], "issuer": 3, "role": 3, "interfac": [3, 4, 5, 6, 8, 9, 10, 11, 12, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26], "input": [3, 4, 5, 7, 10, 12, 13, 17, 21, 23, 26], "output": [3, 4, 5, 7, 10, 11, 12, 13, 14, 17, 18, 20, 24, 26], "fsm": [3, 4, 9, 14, 18, 21, 23, 24], "state": [3, 4, 9, 10, 12, 16, 18, 21], "concept": 3, "csr": [3, 25], "regist": [3, 5, 8, 12, 18, 19, 20, 26], "eew": 3, "track": [3, 4, 21], "reshuffl": [3, 19], "cva6": [3, 5, 6], "memori": [3, 5, 6, 19, 21, 23, 25], "oper": [3, 9, 13, 17, 20, 21, 22, 23], "handl": [3, 6, 7, 13, 14, 15, 16, 20, 24, 25, 26], "illeg": 3, "check": [3, 4], "flow": [3, 4, 10], "zero": [3, 10], "vl": 3, "behavior": [3, 7, 13, 22], "macro": 4, "depend": 4, "kei": [4, 8, 9, 14, 15, 20, 21, 22, 25, 26], "featur": [4, 13, 22], "descript": [4, 12, 14, 15, 18, 25], "main": [4, 9, 13], "compon": [4, 8, 14, 25], "hazard": [4, 12], "manag": [4, 10, 12], "start": 4, "end": 4, "calcul": 4, "issuanc": 4, "arbitr": [4, 8, 12, 18, 20], "function": [4, 7, 8, 9, 10, 11, 13, 15, 18, 20, 21, 22, 26], "special": 4, "chain": 4, "issu": [4, 14, 26], "physic": 4, "consider": [4, 13, 24], "ara_soc": 5, "dummi": 5, "map": [5, 19], "structur": [5, 7, 14, 15, 17, 20, 24, 25], "axi": [5, 6, 23, 24, 25, 26], "crossbar": 5, "sram": [5, 19], "l2": 5, "uart": 5, "control": [5, 8, 10, 14, 16, 17, 18, 21], "integr": [5, 6, 25], "configur": [5, 6], "note": [5, 17], "ara_system": 6, "coher": 6, "consist": 6, "virtual": 6, "rvv": 6, "block": [6, 18, 26], "core": [6, 14], "acceler": 6, "width": [6, 7, 13, 14, 15], "convert": 6, "invalid": 6, "filter": 6, "multiplex": [6, 8], "altern": 6, "ideal_dispatch": 6, "fixed_p_round": 7, "set": [7, 9], "up": [7, 9], "fix": [7, 13, 16], "point": [7, 10, 13, 16], "arithmet": 7, "round": [7, 13, 15, 16], "inform": 7, "rounding_arg": 7, "mode": [7, 13, 21], "vxrm_i": 7, "element": [7, 13, 15, 19], "exampl": [7, 13], "ew8": [7, 15], "vxrm": [7, 13], "00": 7, "ew32": [7, 15], "01": 7, "For": 7, "10": 7, "perform": 7, "11": 7, "rod": 7, "more": 7, "logic": [7, 9, 10, 13, 15, 17, 18, 19, 20, 21, 24, 25, 26], "appli": 7, "lookup": 7, "tabl": [7, 8, 10, 16], "bit_select": 7, "host": 8, "file": [8, 19], "slice": 8, "content": [8, 10, 16, 26], "extern": 8, "interact": 8, "lsu": [8, 23], "except": [8, 11, 12, 23, 24, 25, 26], "operand": [8, 9, 10, 11, 12, 14, 15, 16, 18, 19, 20, 22, 23, 26], "result": [8, 15, 16, 18, 20, 24], "vrf": [8, 10, 11, 19, 24], "spill": [8, 20], "request": [8, 9, 11, 23], "queue": [8, 9, 11, 16, 18, 23, 24, 26], "addrgen": [8, 23], "assert": [8, 13], "lane_sequenc": 9, "mechan": [9, 12], "notabl": [9, 22], "vrgather": 9, "finit": [9, 18], "machin": [9, 12, 16, 18], "coordin": [9, 17], "vfu": 9, "highlight": 9, "bookkeep": 9, "respons": 9, "7": [9, 17], "synchron": 9, "asynchron": 9, "updat": 9, "conclus": [9, 10], "operand_queu": 10, "buffer": [10, 14, 15], "between": 10, "parameter": 10, "command": 10, "fifo": [10, 23], "data": [10, 20, 24, 25], "credit": 10, "base": 10, "float": 10, "lead": 10, "count": 10, "type": [10, 13, 23], "convers": 10, "neutral": 10, "valu": [10, 16, 17], "pad": 10, "reduct": [10, 16], "operand_queues_stag": 11, "instanti": [11, 16, 17, 18], "modul": [11, 12, 14, 16, 17, 18, 20, 22, 24, 26], "clock": [11, 18, 21, 23, 25], "reset": [11, 18, 21, 23, 25], "identif": 11, "flush": [11, 12], "operand_request": 12, "stream": [12, 18], "fetch": 12, "simd_alu": 13, "simd": [13, 14, 15, 16, 18], "alu": [13, 16, 17, 20], "summari": [13, 17, 18], "awar": 13, "satur": [13, 15, 16, 17], "merg": 13, "shift": 13, "narrow": [13, 16], "categori": 13, "design": [13, 17, 24], "pseudocod": 13, "simd_div": 14, "divid": [14, 18], "commit": [14, 16, 24], "counter": 14, "construct": [14, 21], "time": 14, "pipelin": [14, 15, 18], "simd_mul": 15, "multipli": [15, 17, 18], "pack": [15, 19], "mul_operand_t": 15, "readi": 15, "valid": [15, 26], "signed": 15, "vxsat": 15, "ew64": 15, "ew16": 15, "unpipelin": 16, "scalar": 16, "process": 16, "execut": 16, "alu_state_q": 16, "lifecycl": [16, 24], "writeback": 16, "vector_fus_stag": 17, "submodul": 17, "vmfpu": [17, 18], "fpu": [17, 18, 20], "signal": [17, 18, 20, 21, 22], "rout": 17, "flag": 17, "aggreg": 17, "modular": 17, "multi": 18, "cycl": 18, "backend": [18, 21], "comput": 18, "select": 18, "code": 18, "walkthrough": 18, "declar": 18, "gather": 18, "captur": 18, "divis": 19, "bank": 19, "translat": [19, 23], "number": 19, "organ": 19, "shuffl": [19, 20, 22], "natur": 19, "organi": 19, "deliveri": 19, "bit": 20, "work": 20, "principl": 20, "A": 20, "b": [20, 26], "c": 20, "via": 20, "masku_operand": 20, "de": 20, "tail": 20, "purpos": [20, 22], "extract": 20, "format": 20, "enabl": 20, "compress": 20, "segment_sequenc": 21, "split": 21, "segment": 21, "multipl": 21, "micro": 21, "op": 21, "frontend": 21, "disabl": 21, "segsupport": 21, "0": 21, "permut": 22, "sldu_op_dp": 22, "datapath": 22, "p2_stride_gen": 22, "power": 22, "two": 22, "stride": 22, "gener": [22, 23, 25], "across": 22, "address": [23, 25], "ar": 23, "aw": 23, "index": 23, "access": 23, "stu": 23, "statu": 23, "state_q": 23, "axi_addrgen_state_q": 23, "differ": 23, "vldu": [24, 25], "cut": 24, "viq": 24, "rq": 24, "recept": 24, "path": 25, "decoupl": 25, "vstu": [25, 26], "write": 26, "byte": 26, "channel": 26}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 58}, "alltitles": {"Welcome to Ara\u2019s documentation!": [[0, "welcome-to-ara-s-documentation"]], "Introduction:": [[0, null]], "SoC:": [[0, null]], "Ara:": [[0, null]], "SLDU": [[0, null]], "MASKU": [[0, null]], "VLSU": [[0, null]], "Lane": [[0, null]], "Introduction": [[1, "introduction"]], "Introduction to Ara": [[1, "introduction-to-ara"]], "Architectural Overview": [[1, "architectural-overview"]], "Target Use Cases": [[1, "target-use-cases"]], "Ara for Non-Experts": [[1, "ara-for-non-experts"]], "What Is Ara?": [[1, "what-is-ara"]], "Why Is Ara Useful?": [[1, "why-is-ara-useful"]], "ara: Top-Level Vector Unit": [[2, "ara-top-level-vector-unit"]], "Overview": [[2, "overview"], [4, "overview"], [5, "overview"], [6, "overview"], [7, "overview"], [8, "overview"], [9, "overview"], [12, "overview"], [14, "overview"], [15, "overview"], [16, "overview"], [22, "overview"], [23, "overview"]], "Parameters": [[2, "parameters"], [5, "parameters"], [6, "parameters"], [8, "parameters"], [9, "parameters"], [15, "parameters"]], "Ports": [[2, "ports"], [6, "ports"], [7, "ports"], [11, "ports"]], "Internal Units": [[2, "internal-units"]], "1. Dispatcher (ara_dispatcher)": [[2, "dispatcher-ara-dispatcher"]], "2. Sequencer (ara_sequencer)": [[2, "sequencer-ara-sequencer"]], "3. Vector Lanes (lane)": [[2, "vector-lanes-lane"]], "4. Vector Load/Store Unit (vlsu)": [[2, "vector-load-store-unit-vlsu"]], "5. Slide Unit (sldu)": [[2, "slide-unit-sldu"]], "6. Mask Unit (masku)": [[2, "mask-unit-masku"]], "MMU Support": [[2, "mmu-support"]], "Interconnect & Communication": [[2, "interconnect-communication"]], "ara_dispatcher \u2014 Vector Instruction Decoder and Issuer": [[3, "ara-dispatcher-vector-instruction-decoder-and-issuer"]], "Role in Ara": [[3, "role-in-ara"]], "Interface": [[3, "interface"], [15, "interface"]], "Input Ports": [[3, "input-ports"]], "Output Ports": [[3, "output-ports"]], "FSM States": [[3, "fsm-states"], [4, "fsm-states"], [21, "fsm-states"]], "Internal Concepts": [[3, "internal-concepts"]], "CSR Registers": [[3, "csr-registers"]], "EEW Tracking": [[3, "eew-tracking"]], "Reshuffling": [[3, "reshuffling"]], "Interface with CVA6": [[3, "interface-with-cva6"]], "Instruction Decoding": [[3, "instruction-decoding"]], "Memory Operation Handling": [[3, "memory-operation-handling"]], "Illegal Instruction Checks": [[3, "illegal-instruction-checks"]], "Reshuffling Flow": [[3, "reshuffling-flow"]], "CSR Handling": [[3, "csr-handling"]], "Zero VL Behavior": [[3, "zero-vl-behavior"]], "ara_sequencer \u2014 Instruction sequencer and macro dependency check": [[4, "ara-sequencer-instruction-sequencer-and-macro-dependency-check"]], "Key Features": [[4, "key-features"]], "Interface Description": [[4, "interface-description"], [12, "interface-description"], [14, "interface-description"], [18, "interface-description"], [25, "interface-description"]], "Inputs": [[4, "inputs"], [5, "inputs"], [7, "inputs"], [12, "inputs"], [13, "inputs"], [26, "inputs"]], "Outputs": [[4, "outputs"], [5, "outputs"], [12, "outputs"], [13, "outputs"], [24, "outputs"], [26, "outputs"]], "Main Components": [[4, "main-components"]], "Instruction State Tracking": [[4, "instruction-state-tracking"]], "Hazard Management": [[4, "hazard-management"], [12, "hazard-management"]], "Start/End Lane Calculation": [[4, "start-end-lane-calculation"]], "Issuance Arbitration": [[4, "issuance-arbitration"]], "Functional Unit Interface": [[4, "functional-unit-interface"]], "Special Features": [[4, "special-features"]], "Instruction Flow": [[4, "instruction-flow"]], "Dependency tracking and chaining": [[4, "dependency-tracking-and-chaining"]], "Instruction Issue": [[4, "instruction-issue"]], "Physical Considerations": [[4, "physical-considerations"]], "ara_soc: Top-Level Dummy SoC for Ara": [[5, "ara-soc-top-level-dummy-soc-for-ara"]], "Memory Map": [[5, "memory-map"]], "Internal Structure": [[5, "internal-structure"], [24, "internal-structure"], [25, "internal-structure"]], "AXI Crossbar": [[5, "axi-crossbar"]], "SRAM (L2 Memory)": [[5, "sram-l2-memory"]], "Dummy UART": [[5, "dummy-uart"]], "Control Registers": [[5, "control-registers"]], "CVA6 + Ara Integration": [[5, "cva6-ara-integration"]], "Interfaces": [[5, "interfaces"], [22, "interfaces"], [23, "interfaces"], [24, "interfaces"]], "Configuration Notes": [[5, "configuration-notes"]], "Memory": [[5, "memory"]], "ara_system: Integration of CVA6 and Ara": [[6, "ara-system-integration-of-cva6-and-ara"]], "Memory Coherence and Consistency": [[6, "memory-coherence-and-consistency"]], "Virtual memory support": [[6, "virtual-memory-support"]], "Ara + RVV Parameters": [[6, "ara-rvv-parameters"]], "CVA6 and AXI Interface": [[6, "cva6-and-axi-interface"]], "Internal Blocks": [[6, "internal-blocks"]], "1. CVA6 Core": [[6, "cva6-core"]], "2. Ara Accelerator": [[6, "ara-accelerator"]], "3. AXI Width Converter": [[6, "axi-width-converter"]], "4. AXI Invalidation Filter": [[6, "axi-invalidation-filter"]], "5. AXI Multiplexer": [[6, "axi-multiplexer"]], "Vector Interface Handling": [[6, "vector-interface-handling"]], "Alternative Configuration: IDEAL_DISPATCHER": [[6, "alternative-configuration-ideal-dispatcher"]], "fixed_p_rounding - Set up fixed-point arithmetic rounding information": [[7, "fixed-p-rounding-set-up-fixed-point-arithmetic-rounding-information"]], "Output": [[7, "output"]], "Internal Structures": [[7, "internal-structures"]], "rounding_args": [[7, "rounding-args"]], "Functional Behavior": [[7, "functional-behavior"]], "Rounding Modes (vxrm_i)": [[7, "rounding-modes-vxrm-i"]], "Element Width Handling": [[7, "element-width-handling"], [15, "element-width-handling"]], "Example for EW8, vxrm = 00:": [[7, "example-for-ew8-vxrm-00"]], "Example for EW32, vxrm = 01:": [[7, "example-for-ew32-vxrm-01"]], "For vxrm = 10, no rounding is performed:": [[7, "for-vxrm-10-no-rounding-is-performed"]], "For vxrm = 11 (ROD), more logic is applied:": [[7, "for-vxrm-11-rod-more-logic-is-applied"]], "Lookup Table: bit_select": [[7, "lookup-table-bit-select"]], "lane \u2014 Ara\u2019s lane, hosting a vector register file slice and functional units": [[8, "lane-ara-s-lane-hosting-a-vector-register-file-slice-and-functional-units"]], "Table of Contents": [[8, "table-of-contents"], [10, "table-of-contents"], [16, "table-of-contents"]], "Key Interfaces": [[8, "key-interfaces"], [22, "key-interfaces"]], "External Control": [[8, "external-control"]], "Sequencer Interaction": [[8, "sequencer-interaction"]], "LSU and Exceptions": [[8, "lsu-and-exceptions"]], "Operand & Result Interfaces": [[8, "operand-result-interfaces"]], "Vector Register File (VRF)": [[8, "vector-register-file-vrf"]], "Internal Components": [[8, "internal-components"]], "1. Spill Register": [[8, "spill-register"]], "2. Lane Sequencer": [[8, "lane-sequencer"]], "3. Operand Requester": [[8, "operand-requester"]], "4. Vector Register File (VRF)": [[8, "id1"]], "5. Operand Queues": [[8, "operand-queues"]], "6. Vector Functional Units": [[8, "vector-functional-units"]], "Slide/AddrGen Arbitration": [[8, "slide-addrgen-arbitration"]], "Arbitration Control": [[8, "arbitration-control"]], "Multiplexing": [[8, "multiplexing"]], "Assertions": [[8, "assertions"], [13, "assertions"]], "lane_sequencer \u2014 Set up the in-lane operations": [[9, "lane-sequencer-set-up-the-in-lane-operations"]], "1. Main Sequencer Interface": [[9, "main-sequencer-interface"]], "Key Functionality": [[9, "key-functionality"]], "2. Operand Request Queues": [[9, "operand-request-queues"]], "Mechanism": [[9, "mechanism"]], "Notable Logic": [[9, "notable-logic"]], "3. VRGATHER FSM (Finite State Machine)": [[9, "vrgather-fsm-finite-state-machine"]], "Coordination": [[9, "coordination"]], "4. Operand Request Dispatch Logic": [[9, "operand-request-dispatch-logic"]], "5. VFUs Operation Dispatch": [[9, "vfus-operation-dispatch"]], "Highlights": [[9, "highlights"]], "6. Instruction Bookkeeping": [[9, "instruction-bookkeeping"]], "Responsibilities": [[9, "responsibilities"]], "7. Synchronous and Asynchronous State Updates": [[9, "synchronous-and-asynchronous-state-updates"]], "Conclusion": [[9, "conclusion"], [10, "conclusion"]], "operand_queue \u2014 Buffer between the VRF and the functional units": [[10, "operand-queue-buffer-between-the-vrf-and-the-functional-units"]], "Interface Overview": [[10, "interface-overview"], [26, "interface-overview"]], "Inputs:": [[10, "inputs"]], "Outputs:": [[10, "outputs"]], "Parameterization": [[10, "parameterization"]], "Command FIFO": [[10, "command-fifo"]], "Data Buffer (Input FIFO)": [[10, "data-buffer-input-fifo"]], "Credit-Based Flow Control": [[10, "credit-based-flow-control"]], "Floating-Point Leading Zero Count": [[10, "floating-point-leading-zero-count"]], "Type Conversion Logic": [[10, "type-conversion-logic"]], "Neutral Value Padding for Reductions": [[10, "neutral-value-padding-for-reductions"]], "Operand Output Control": [[10, "operand-output-control"]], "State Management": [[10, "state-management"]], "operand_queues_stage \u2014 Instantiate the in-lane operand queues": [[11, "operand-queues-stage-instantiate-the-in-lane-operand-queues"]], "Module Parameters": [[11, "module-parameters"], [16, "module-parameters"], [24, "module-parameters"], [26, "module-parameters"]], "Clock and Reset": [[11, "clock-and-reset"], [23, "clock-and-reset"], [25, "clock-and-reset"]], "Lane Identification": [[11, "lane-identification"]], "VRF Interface": [[11, "vrf-interface"]], "Operand Requester": [[11, "operand-requester"]], "Store Exception Flush Support": [[11, "store-exception-flush-support"]], "Lane Sequencer": [[11, "lane-sequencer"]], "Functional Units Outputs": [[11, "functional-units-outputs"]], "operand_requester Module Documentation": [[12, "operand-requester-module-documentation"]], "Internal Mechanisms": [[12, "internal-mechanisms"]], "Stream Registers": [[12, "stream-registers"]], "Operand Fetch State Machine": [[12, "operand-fetch-state-machine"]], "Arbitration": [[12, "arbitration"]], "Exception Flushing": [[12, "exception-flushing"]], "simd_alu - Ara\u2019s in-lane SIMD ALU (simd_alu)": [[13, "simd-alu-ara-s-in-lane-simd-alu-simd-alu"]], "Summary": [[13, "summary"], [18, "summary"]], "Internal Types": [[13, "internal-types"]], "Main Features and Functionality": [[13, "main-features-and-functionality"]], "1. Vector Element Width Awareness": [[13, "vector-element-width-awareness"]], "2. ALU Operation Decoding": [[13, "alu-operation-decoding"]], "3. Saturation and Fixed-Point Handling": [[13, "saturation-and-fixed-point-handling"]], "4. Mask Logic & Merging": [[13, "mask-logic-merging"]], "5. Shift & Narrowing Operations": [[13, "shift-narrowing-operations"]], "6. Rounding Modes (VXRM)": [[13, "rounding-modes-vxrm"]], "Instruction Categories": [[13, "instruction-categories"]], "Design Considerations": [[13, "design-considerations"], [24, "design-considerations"]], "Example Behavior (Pseudocode)": [[13, "example-behavior-pseudocode"]], "simd_div \u2014 Ara\u2019s in-lane SIMD divider": [[14, "simd-div-ara-s-in-lane-simd-divider"]], "Module Structure and Key Components": [[14, "module-structure-and-key-components"]], "FSMs: Issue and Commit Control Units": [[14, "fsms-issue-and-commit-control-units"]], "Operands and Control Buffers": [[14, "operands-and-control-buffers"]], "Counters": [[14, "counters"]], "Divider Core": [[14, "divider-core"]], "Operand Width Handling": [[14, "operand-width-handling"]], "Output Construction": [[14, "output-construction"]], "Timing and Pipeline": [[14, "timing-and-pipeline"]], "simd_mul \u2014 Ara\u2019s in-lane SIMD multiplier": [[15, "simd-mul-ara-s-in-lane-simd-multiplier"]], "Key Internal Structures": [[15, "key-internal-structures"]], "Operand Packing (mul_operand_t)": [[15, "operand-packing-mul-operand-t"]], "Pipeline Buffers": [[15, "pipeline-buffers"]], "Ready Valid Interface": [[15, "ready-valid-interface"]], "Functional Description": [[15, "functional-description"]], "Multiply Logic": [[15, "multiply-logic"]], "Signedness": [[15, "signedness"]], "Result Rounding": [[15, "result-rounding"]], "Saturation (vxsat)": [[15, "saturation-vxsat"]], "EW64": [[15, "ew64"]], "EW32": [[15, "ew32"]], "EW16": [[15, "ew16"]], "EW8": [[15, "ew8"]], "valu - Instantiate the in-lane SIMD ALU (unpipelined)": [[16, "valu-instantiate-the-in-lane-simd-alu-unpipelined"]], "Top-Level Interface": [[16, "top-level-interface"]], "Vector Instruction Queue": [[16, "vector-instruction-queue"], [26, "vector-instruction-queue"]], "Result Queue": [[16, "result-queue"]], "Scalar Operand Processing": [[16, "scalar-operand-processing"]], "Mask Operand Handling": [[16, "mask-operand-handling"]], "Reduction Support": [[16, "reduction-support"]], "Narrowing Instructions": [[16, "narrowing-instructions"]], "SIMD ALU Execution": [[16, "simd-alu-execution"]], "Fixed-Point Rounding and Saturation": [[16, "fixed-point-rounding-and-saturation"]], "Control and State Machines": [[16, "control-and-state-machines"]], "ALU State (alu_state_q)": [[16, "alu-state-alu-state-q"]], "Instruction Lifecycle": [[16, "instruction-lifecycle"], [24, "instruction-lifecycle"]], "Commit and Writeback": [[16, "commit-and-writeback"]], "vector_fus_stage Module Documentation": [[17, "vector-fus-stage-module-documentation"]], "1. Overview": [[17, "overview"]], "2. Parameters": [[17, "parameters"]], "3. Submodule Instantiations": [[17, "submodule-instantiations"]], "3.1 VALU - Vector ALU": [[17, "valu-vector-alu"]], "3.2 VMFPU - Vector Multiplier/FPU": [[17, "vmfpu-vector-multiplier-fpu"]], "4. Interface Summary": [[17, "interface-summary"]], "4.1 Input/Output Overview": [[17, "input-output-overview"]], "5. Control Logic and Signal Routing": [[17, "control-logic-and-signal-routing"]], "5.1 Masking Coordination": [[17, "masking-coordination"]], "5.2 Saturation Flag Aggregation": [[17, "saturation-flag-aggregation"]], "6. Lane-Level Operation and Modular Structure": [[17, "lane-level-operation-and-modular-structure"]], "7. Design Notes": [[17, "design-notes"]], "vmfpu \u2014 Instantiate in-lane SIMD FPU, SIMD multiplier, and SIMD divider (pipelined or multi-cycle)": [[18, "vmfpu-instantiate-in-lane-simd-fpu-simd-multiplier-and-simd-divider-pipelined-or-multi-cycle"]], "Clocking and Reset": [[18, "clocking-and-reset"]], "Operand Queue Interface": [[18, "operand-queue-interface"]], "Result Interface": [[18, "result-interface"]], "Functional Blocks Overview": [[18, "functional-blocks-overview"]], "1. Operand Queue Decoding": [[18, "operand-queue-decoding"]], "2. FSM (Finite State Machine) Control Logic": [[18, "fsm-finite-state-machine-control-logic"]], "3. Backend Compute Unit Selection": [[18, "backend-compute-unit-selection"]], "4. Stream Registers": [[18, "stream-registers"]], "Code Walkthrough": [[18, "code-walkthrough"]], "Module Declaration and Parameters": [[18, "module-declaration-and-parameters"]], "Registers and Internal Signals": [[18, "registers-and-internal-signals"]], "Operand Gathering and Arbitration": [[18, "operand-gathering-and-arbitration"]], "Computation Dispatch": [[18, "computation-dispatch"]], "Result Capture and Output": [[18, "result-capture-and-output"]], "vrf \u2014 Ara\u2019s Vector Register File (VRF)": [[19, "vrf-ara-s-vector-register-file-vrf"]], "Ara Vector Register File": [[19, "ara-vector-register-file"]], "Division of VRF into Banks": [[19, "division-of-vrf-into-banks"]], "Translating Vector Register Number to SRAM memory Bank": [[19, "translating-vector-register-number-to-sram-memory-bank"]], "Organization of Elements in Vector Register File": [[19, "organization-of-elements-in-vector-register-file"]], "Shuffle Logic": [[19, "shuffle-logic"]], "Reshuffle Logic": [[19, "reshuffle-logic"]], "Natural Packing": [[19, "natural-packing"]], "Lane Organiation": [[19, "lane-organiation"]], "Mapping of Vector Elements to the Memory Banks": [[19, "mapping-of-vector-elements-to-the-memory-banks"]], "Vector Register File and Operand-Delivery Interconnect": [[19, "vector-register-file-and-operand-delivery-interconnect"]], "masku \u2014 Ara\u2019s mask unit, for mask bits dispatch, mask operations, bits handling": [[20, "masku-ara-s-mask-unit-for-mask-bits-dispatch-mask-operations-bits-handling"]], "Working principles:": [[20, "working-principles"]], "A": [[20, "a"]], "B": [[20, "b"]], "C": [[20, "c"]], "Key Interface Signals": [[20, "key-interface-signals"]], "Key Internal Logic and Structure": [[20, "key-internal-logic-and-structure"]], "1. Operand Handling (via masku_operands)": [[20, "operand-handling-via-masku-operands"]], "2. Shuffling and De-shuffling": [[20, "shuffling-and-de-shuffling"]], "3. Functional Unit Arbitration": [[20, "functional-unit-arbitration"]], "4. Tail and Mask Handling": [[20, "tail-and-mask-handling"]], "5. Spill Registers": [[20, "spill-registers"]], "Module: masku_operands": [[20, "module-masku-operands"]], "Purpose": [[20, "purpose"], [22, "purpose"], [22, "id1"], [22, "id2"]], "Operand Extraction": [[20, "operand-extraction"]], "Output Data Formats": [[20, "output-data-formats"]], "Bit Enable Mask Logic": [[20, "bit-enable-mask-logic"]], "ALU/FPU Result Compression": [[20, "alu-fpu-result-compression"]], "segment_sequencer - Split segment memory operations into multiple micro-ops": [[21, "segment-sequencer-split-segment-memory-operations-into-multiple-micro-ops"]], "Key Parameters": [[21, "key-parameters"]], "Interface Signals": [[21, "interface-signals"]], "Clock & Reset": [[21, "clock-reset"]], "Control Inputs": [[21, "control-inputs"]], "Operation Tracking": [[21, "operation-tracking"]], "Ara Frontend-Backend Interface": [[21, "ara-frontend-backend-interface"]], "Functionality": [[21, "functionality"], [22, "functionality"], [22, "id3"]], "Micro-operation Construction": [[21, "micro-operation-construction"]], "Control Logic": [[21, "control-logic"]], "Disabled Mode (SegSupport == 0)": [[21, "disabled-mode-segsupport-0"]], "sldu \u2014 Ara\u2019s slide unit, for permutations, shuffles, and slides": [[22, "sldu-ara-s-slide-unit-for-permutations-shuffles-and-slides"]], "1. sldu: Top-Level Slide Unit": [[22, "sldu-top-level-slide-unit"]], "2. sldu_op_dp: Slide Operand Datapath": [[22, "sldu-op-dp-slide-operand-datapath"]], "Operation": [[22, "operation"]], "Notable Features": [[22, "notable-features"]], "3. p2_stride_gen: Power-of-Two Stride Generator": [[22, "p2-stride-gen-power-of-two-stride-generator"]], "Signal Behavior Across Modules": [[22, "signal-behavior-across-modules"]], "addrgen: Ara Vector Address Generation Unit": [[23, "addrgen-ara-vector-address-generation-unit"]], "Instruction Inputs": [[23, "instruction-inputs"]], "AXI Interface (AR/AW)": [[23, "axi-interface-ar-aw"]], "Operand Vector (for Indexed Access)": [[23, "operand-vector-for-indexed-access"]], "LSU/STU Interface": [[23, "lsu-stu-interface"]], "MMU Interface": [[23, "mmu-interface"]], "Exception/Status": [[23, "exception-status"]], "Architecture Overview": [[23, "architecture-overview"]], "1. Instruction FSM (state_q)": [[23, "instruction-fsm-state-q"]], "2. AXI FSM (axi_addrgen_state_q)": [[23, "axi-fsm-axi-addrgen-state-q"]], "3. Request Queue (FIFO)": [[23, "request-queue-fifo"]], "4. Different types of memory operation": [[23, "different-types-of-memory-operation"]], "5. Translation and Exceptions": [[23, "translation-and-exceptions"]], "vldu: Ara\u2019s Vector Load Unit": [[24, "vldu-ara-s-vector-load-unit"]], "1. Mask Cut": [[24, "mask-cut"]], "2. Vector Instruction Queue (VIQ)": [[24, "vector-instruction-queue-viq"]], "3. Result Queue (RQ)": [[24, "result-queue-rq"]], "4. AXI Data Reception": [[24, "axi-data-reception"]], "5. VRF Commit Logic": [[24, "vrf-commit-logic"]], "6. Exception Handling FSM": [[24, "exception-handling-fsm"]], "vlsu - Vector Load/Store Unit": [[25, "vlsu-vector-load-store-unit"]], "AXI Memory Interface": [[25, "axi-memory-interface"]], "Dispatcher & Sequencer Interface": [[25, "dispatcher-sequencer-interface"]], "Address Generator": [[25, "address-generator"], [25, "id1"]], "Data Path Interfaces": [[25, "data-path-interfaces"]], "Mask Interface": [[25, "mask-interface"]], "Exception Handling": [[25, "exception-handling"], [26, "exception-handling"]], "AXI Decoupling": [[25, "axi-decoupling"]], "Vector Load Unit (VLDU)": [[25, "vector-load-unit-vldu"]], "Vector Store Unit (VSTU)": [[25, "vector-store-unit-vstu"]], "CSR and MMU Integration": [[25, "csr-and-mmu-integration"]], "Key Logic Components": [[25, "key-logic-components"]], "vstu: Ara Vector Store Unit": [[26, "vstu-ara-vector-store-unit"]], "Contents": [[26, "contents"]], "Key Functional Blocks": [[26, "key-functional-blocks"]], "Operand Registers": [[26, "operand-registers"]], "Mask Registers": [[26, "mask-registers"]], "AXI Write Logic": [[26, "axi-write-logic"]], "Byte Validity Logic": [[26, "byte-validity-logic"]], "Instruction Issuing": [[26, "instruction-issuing"]], "B Channel Handling": [[26, "b-channel-handling"]]}, "indexentries": {}})