// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_52_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        samples_I_11_address0,
        samples_I_11_ce0,
        samples_I_11_we0,
        samples_I_11_d0,
        samples_I_11_address1,
        samples_I_11_ce1,
        samples_I_11_q1,
        samples_Q_11_address0,
        samples_Q_11_ce0,
        samples_Q_11_we0,
        samples_Q_11_d0,
        samples_Q_11_address1,
        samples_Q_11_ce1,
        samples_Q_11_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] samples_I_11_address0;
output   samples_I_11_ce0;
output   samples_I_11_we0;
output  [17:0] samples_I_11_d0;
output  [7:0] samples_I_11_address1;
output   samples_I_11_ce1;
input  [17:0] samples_I_11_q1;
output  [7:0] samples_Q_11_address0;
output   samples_Q_11_ce0;
output   samples_Q_11_we0;
output  [17:0] samples_Q_11_d0;
output  [7:0] samples_Q_11_address1;
output   samples_Q_11_ce1;
input  [17:0] samples_Q_11_q1;

reg ap_idle;
reg samples_I_11_ce0;
reg samples_I_11_we0;
reg samples_I_11_ce1;
reg samples_Q_11_ce0;
reg samples_Q_11_we0;
reg samples_Q_11_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln52_fu_1426_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    samples_I_1_ce0;
reg    samples_I_1_we0;
wire   [7:0] samples_I_1_address1;
reg    samples_I_1_ce1;
wire   [17:0] samples_I_1_q1;
reg    samples_I_2_ce0;
reg    samples_I_2_we0;
wire   [7:0] samples_I_2_address1;
reg    samples_I_2_ce1;
wire   [17:0] samples_I_2_q1;
reg    samples_I_3_ce0;
reg    samples_I_3_we0;
wire   [7:0] samples_I_3_address1;
reg    samples_I_3_ce1;
wire   [17:0] samples_I_3_q1;
reg    samples_I_4_ce0;
reg    samples_I_4_we0;
wire   [7:0] samples_I_4_address1;
reg    samples_I_4_ce1;
wire   [17:0] samples_I_4_q1;
reg    samples_I_5_ce0;
reg    samples_I_5_we0;
wire   [7:0] samples_I_5_address1;
reg    samples_I_5_ce1;
wire   [17:0] samples_I_5_q1;
reg    samples_I_6_ce0;
reg    samples_I_6_we0;
wire   [7:0] samples_I_6_address1;
reg    samples_I_6_ce1;
wire   [17:0] samples_I_6_q1;
reg    samples_I_7_ce0;
reg    samples_I_7_we0;
wire   [7:0] samples_I_7_address1;
reg    samples_I_7_ce1;
wire   [17:0] samples_I_7_q1;
reg    samples_I_8_ce0;
reg    samples_I_8_we0;
wire   [7:0] samples_I_8_address1;
reg    samples_I_8_ce1;
wire   [17:0] samples_I_8_q1;
reg    samples_I_9_ce0;
reg    samples_I_9_we0;
wire   [7:0] samples_I_9_address1;
reg    samples_I_9_ce1;
wire   [17:0] samples_I_9_q1;
reg    samples_I_10_ce0;
reg    samples_I_10_we0;
wire   [7:0] samples_I_10_address1;
reg    samples_I_10_ce1;
wire   [17:0] samples_I_10_q1;
wire   [7:0] samples_I_0_address0;
reg    samples_I_0_ce0;
reg    samples_I_0_we0;
wire   [7:0] samples_I_0_address1;
reg    samples_I_0_ce1;
wire   [17:0] samples_I_0_q1;
reg    samples_Q_1_ce0;
reg    samples_Q_1_we0;
wire   [7:0] samples_Q_1_address1;
reg    samples_Q_1_ce1;
wire   [17:0] samples_Q_1_q1;
wire   [7:0] samples_Q_0_address0;
reg    samples_Q_0_ce0;
reg    samples_Q_0_we0;
wire   [7:0] samples_Q_0_address1;
reg    samples_Q_0_ce1;
wire   [17:0] samples_Q_0_q1;
reg    samples_Q_2_ce0;
reg    samples_Q_2_we0;
wire   [7:0] samples_Q_2_address1;
reg    samples_Q_2_ce1;
wire   [17:0] samples_Q_2_q1;
reg    samples_Q_3_ce0;
reg    samples_Q_3_we0;
wire   [7:0] samples_Q_3_address1;
reg    samples_Q_3_ce1;
wire   [17:0] samples_Q_3_q1;
reg    samples_Q_4_ce0;
reg    samples_Q_4_we0;
wire   [7:0] samples_Q_4_address1;
reg    samples_Q_4_ce1;
wire   [17:0] samples_Q_4_q1;
reg    samples_Q_5_ce0;
reg    samples_Q_5_we0;
wire   [7:0] samples_Q_5_address1;
reg    samples_Q_5_ce1;
wire   [17:0] samples_Q_5_q1;
reg    samples_Q_6_ce0;
reg    samples_Q_6_we0;
wire   [7:0] samples_Q_6_address1;
reg    samples_Q_6_ce1;
wire   [17:0] samples_Q_6_q1;
reg    samples_Q_7_ce0;
reg    samples_Q_7_we0;
wire   [7:0] samples_Q_7_address1;
reg    samples_Q_7_ce1;
wire   [17:0] samples_Q_7_q1;
reg    samples_Q_8_ce0;
reg    samples_Q_8_we0;
wire   [7:0] samples_Q_8_address1;
reg    samples_Q_8_ce1;
wire   [17:0] samples_Q_8_q1;
reg    samples_Q_9_ce0;
reg    samples_Q_9_we0;
wire   [7:0] samples_Q_9_address1;
reg    samples_Q_9_ce1;
wire   [17:0] samples_Q_9_q1;
reg    samples_Q_10_ce0;
reg    samples_Q_10_we0;
wire   [7:0] samples_Q_10_address1;
reg    samples_Q_10_ce1;
wire   [17:0] samples_Q_10_q1;
reg    samples_I_12_ce0;
reg    samples_I_12_we0;
wire   [7:0] samples_I_12_address1;
reg    samples_I_12_ce1;
wire   [17:0] samples_I_12_q1;
reg    samples_I_13_ce0;
reg    samples_I_13_we0;
wire   [7:0] samples_I_13_address1;
reg    samples_I_13_ce1;
wire   [17:0] samples_I_13_q1;
reg    samples_I_14_ce0;
reg    samples_I_14_we0;
wire   [7:0] samples_I_14_address1;
reg    samples_I_14_ce1;
wire   [17:0] samples_I_14_q1;
reg    samples_I_15_ce0;
reg    samples_I_15_we0;
wire   [7:0] samples_I_15_address1;
reg    samples_I_15_ce1;
wire   [17:0] samples_I_15_q1;
reg    samples_I_16_ce0;
reg    samples_I_16_we0;
wire   [7:0] samples_I_16_address1;
reg    samples_I_16_ce1;
wire   [17:0] samples_I_16_q1;
reg    samples_I_17_ce0;
reg    samples_I_17_we0;
wire   [7:0] samples_I_17_address1;
reg    samples_I_17_ce1;
wire   [17:0] samples_I_17_q1;
reg    samples_I_18_ce0;
reg    samples_I_18_we0;
wire   [7:0] samples_I_18_address1;
reg    samples_I_18_ce1;
wire   [17:0] samples_I_18_q1;
reg    samples_I_19_ce0;
reg    samples_I_19_we0;
wire   [7:0] samples_I_19_address1;
reg    samples_I_19_ce1;
wire   [17:0] samples_I_19_q1;
reg    samples_I_20_ce0;
reg    samples_I_20_we0;
wire   [7:0] samples_I_20_address1;
reg    samples_I_20_ce1;
wire   [17:0] samples_I_20_q1;
reg    samples_I_21_ce0;
reg    samples_I_21_we0;
wire   [7:0] samples_I_21_address1;
reg    samples_I_21_ce1;
wire   [17:0] samples_I_21_q1;
reg    samples_I_22_ce0;
reg    samples_I_22_we0;
wire   [7:0] samples_I_22_address1;
reg    samples_I_22_ce1;
wire   [17:0] samples_I_22_q1;
reg    samples_I_23_ce0;
reg    samples_I_23_we0;
wire   [7:0] samples_I_23_address1;
reg    samples_I_23_ce1;
wire   [17:0] samples_I_23_q1;
reg    samples_I_24_ce0;
reg    samples_I_24_we0;
wire   [7:0] samples_I_24_address1;
reg    samples_I_24_ce1;
wire   [17:0] samples_I_24_q1;
reg    samples_I_25_ce0;
reg    samples_I_25_we0;
wire   [7:0] samples_I_25_address1;
reg    samples_I_25_ce1;
wire   [17:0] samples_I_25_q1;
reg    samples_I_26_ce0;
reg    samples_I_26_we0;
wire   [7:0] samples_I_26_address1;
reg    samples_I_26_ce1;
wire   [17:0] samples_I_26_q1;
reg    samples_I_27_ce0;
reg    samples_I_27_we0;
wire   [7:0] samples_I_27_address1;
reg    samples_I_27_ce1;
wire   [17:0] samples_I_27_q1;
reg    samples_I_28_ce0;
reg    samples_I_28_we0;
wire   [7:0] samples_I_28_address1;
reg    samples_I_28_ce1;
wire   [17:0] samples_I_28_q1;
reg    samples_I_29_ce0;
reg    samples_I_29_we0;
wire   [7:0] samples_I_29_address1;
reg    samples_I_29_ce1;
wire   [17:0] samples_I_29_q1;
reg    samples_I_30_ce0;
reg    samples_I_30_we0;
wire   [7:0] samples_I_30_address1;
reg    samples_I_30_ce1;
wire   [17:0] samples_I_30_q1;
reg    samples_I_31_ce0;
reg    samples_I_31_we0;
wire   [7:0] samples_I_31_address1;
reg    samples_I_31_ce1;
wire   [17:0] samples_I_31_q1;
reg    samples_Q_12_ce0;
reg    samples_Q_12_we0;
wire   [7:0] samples_Q_12_address1;
reg    samples_Q_12_ce1;
wire   [17:0] samples_Q_12_q1;
reg    samples_Q_13_ce0;
reg    samples_Q_13_we0;
wire   [7:0] samples_Q_13_address1;
reg    samples_Q_13_ce1;
wire   [17:0] samples_Q_13_q1;
reg    samples_Q_14_ce0;
reg    samples_Q_14_we0;
wire   [7:0] samples_Q_14_address1;
reg    samples_Q_14_ce1;
wire   [17:0] samples_Q_14_q1;
reg    samples_Q_15_ce0;
reg    samples_Q_15_we0;
wire   [7:0] samples_Q_15_address1;
reg    samples_Q_15_ce1;
wire   [17:0] samples_Q_15_q1;
reg    samples_Q_16_ce0;
reg    samples_Q_16_we0;
wire   [7:0] samples_Q_16_address1;
reg    samples_Q_16_ce1;
wire   [17:0] samples_Q_16_q1;
reg    samples_Q_17_ce0;
reg    samples_Q_17_we0;
wire   [7:0] samples_Q_17_address1;
reg    samples_Q_17_ce1;
wire   [17:0] samples_Q_17_q1;
reg    samples_Q_18_ce0;
reg    samples_Q_18_we0;
wire   [7:0] samples_Q_18_address1;
reg    samples_Q_18_ce1;
wire   [17:0] samples_Q_18_q1;
reg    samples_Q_19_ce0;
reg    samples_Q_19_we0;
wire   [7:0] samples_Q_19_address1;
reg    samples_Q_19_ce1;
wire   [17:0] samples_Q_19_q1;
reg    samples_Q_20_ce0;
reg    samples_Q_20_we0;
wire   [7:0] samples_Q_20_address1;
reg    samples_Q_20_ce1;
wire   [17:0] samples_Q_20_q1;
reg    samples_Q_21_ce0;
reg    samples_Q_21_we0;
wire   [7:0] samples_Q_21_address1;
reg    samples_Q_21_ce1;
wire   [17:0] samples_Q_21_q1;
reg    samples_Q_22_ce0;
reg    samples_Q_22_we0;
wire   [7:0] samples_Q_22_address1;
reg    samples_Q_22_ce1;
wire   [17:0] samples_Q_22_q1;
reg    samples_Q_23_ce0;
reg    samples_Q_23_we0;
wire   [7:0] samples_Q_23_address1;
reg    samples_Q_23_ce1;
wire   [17:0] samples_Q_23_q1;
reg    samples_Q_24_ce0;
reg    samples_Q_24_we0;
wire   [7:0] samples_Q_24_address1;
reg    samples_Q_24_ce1;
wire   [17:0] samples_Q_24_q1;
reg    samples_Q_25_ce0;
reg    samples_Q_25_we0;
wire   [7:0] samples_Q_25_address1;
reg    samples_Q_25_ce1;
wire   [17:0] samples_Q_25_q1;
reg    samples_Q_26_ce0;
reg    samples_Q_26_we0;
wire   [7:0] samples_Q_26_address1;
reg    samples_Q_26_ce1;
wire   [17:0] samples_Q_26_q1;
reg    samples_Q_27_ce0;
reg    samples_Q_27_we0;
wire   [7:0] samples_Q_27_address1;
reg    samples_Q_27_ce1;
wire   [17:0] samples_Q_27_q1;
reg    samples_Q_28_ce0;
reg    samples_Q_28_we0;
wire   [7:0] samples_Q_28_address1;
reg    samples_Q_28_ce1;
wire   [17:0] samples_Q_28_q1;
reg    samples_Q_29_ce0;
reg    samples_Q_29_we0;
wire   [7:0] samples_Q_29_address1;
reg    samples_Q_29_ce1;
wire   [17:0] samples_Q_29_q1;
reg    samples_Q_30_ce0;
reg    samples_Q_30_we0;
wire   [7:0] samples_Q_30_address1;
reg    samples_Q_30_ce1;
wire   [17:0] samples_Q_30_q1;
reg    samples_Q_31_ce0;
reg    samples_Q_31_we0;
wire   [7:0] samples_Q_31_address1;
reg    samples_Q_31_ce1;
wire   [17:0] samples_Q_31_q1;
wire   [63:0] zext_ln52_fu_1354_p1;
reg   [63:0] zext_ln52_reg_1462;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] samples_I_1_addr_reg_1468;
reg   [7:0] samples_Q_1_addr_reg_1474;
reg   [7:0] samples_I_2_addr_reg_1480;
reg   [7:0] samples_Q_2_addr_reg_1486;
reg   [7:0] samples_I_3_addr_reg_1492;
reg   [7:0] samples_Q_3_addr_reg_1498;
reg   [7:0] samples_I_4_addr_reg_1504;
reg   [7:0] samples_Q_4_addr_reg_1510;
reg   [7:0] samples_I_5_addr_reg_1516;
reg   [7:0] samples_Q_5_addr_reg_1522;
reg   [7:0] samples_I_6_addr_reg_1528;
reg   [7:0] samples_Q_6_addr_reg_1534;
reg   [7:0] samples_I_7_addr_reg_1540;
reg   [7:0] samples_Q_7_addr_reg_1546;
reg   [7:0] samples_I_8_addr_reg_1552;
reg   [7:0] samples_Q_8_addr_reg_1558;
reg   [7:0] samples_I_9_addr_reg_1564;
reg   [7:0] samples_Q_9_addr_reg_1570;
reg   [7:0] samples_I_10_addr_reg_1576;
reg   [7:0] samples_Q_10_addr_reg_1582;
reg   [7:0] samples_I_11_addr_reg_1588;
reg   [7:0] samples_Q_11_addr_reg_1594;
reg   [0:0] icmp_ln52_reg_1600;
reg   [7:0] samples_I_12_addr_reg_1604;
reg   [7:0] samples_Q_12_addr_reg_1610;
reg   [7:0] samples_I_13_addr_reg_1616;
reg   [7:0] samples_Q_13_addr_reg_1622;
reg   [7:0] samples_I_14_addr_reg_1628;
reg   [7:0] samples_Q_14_addr_reg_1634;
reg   [7:0] samples_I_15_addr_reg_1640;
reg   [7:0] samples_Q_15_addr_reg_1646;
reg   [7:0] samples_I_16_addr_reg_1652;
reg   [7:0] samples_Q_16_addr_reg_1658;
reg   [7:0] samples_I_17_addr_reg_1664;
reg   [7:0] samples_Q_17_addr_reg_1670;
reg   [7:0] samples_I_18_addr_reg_1676;
reg   [7:0] samples_Q_18_addr_reg_1682;
reg   [7:0] samples_I_19_addr_reg_1688;
reg   [7:0] samples_Q_19_addr_reg_1694;
reg   [7:0] samples_I_20_addr_reg_1700;
reg   [7:0] samples_Q_20_addr_reg_1706;
reg   [7:0] samples_I_21_addr_reg_1712;
reg   [7:0] samples_Q_21_addr_reg_1718;
reg   [7:0] samples_I_22_addr_reg_1724;
reg   [7:0] samples_Q_22_addr_reg_1730;
reg   [7:0] samples_I_23_addr_reg_1736;
reg   [7:0] samples_Q_23_addr_reg_1742;
reg   [7:0] samples_I_24_addr_reg_1748;
reg   [7:0] samples_Q_24_addr_reg_1754;
reg   [7:0] samples_I_25_addr_reg_1760;
reg   [7:0] samples_Q_25_addr_reg_1766;
reg   [7:0] samples_I_26_addr_reg_1772;
reg   [7:0] samples_Q_26_addr_reg_1778;
reg   [7:0] samples_I_27_addr_reg_1784;
reg   [7:0] samples_Q_27_addr_reg_1790;
reg   [7:0] samples_I_28_addr_reg_1796;
reg   [7:0] samples_Q_28_addr_reg_1802;
reg   [7:0] samples_I_29_addr_reg_1808;
reg   [7:0] samples_Q_29_addr_reg_1814;
reg   [7:0] samples_I_30_addr_reg_1820;
reg   [7:0] samples_Q_30_addr_reg_1826;
reg   [7:0] samples_I_31_addr_reg_1832;
reg   [7:0] samples_Q_31_addr_reg_1838;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln54_fu_1444_p1;
reg   [12:0] i_fu_164;
wire   [12:0] add_ln54_fu_1432_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_i_3;
wire   [7:0] lshr_ln_fu_1344_p4;
wire   [12:0] or_ln54_fu_1420_p2;
wire   [7:0] add_ln54_1_fu_1438_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_1_addr_reg_1468),
    .ce0(samples_I_1_ce0),
    .we0(samples_I_1_we0),
    .d0(samples_I_2_q1),
    .address1(samples_I_1_address1),
    .ce1(samples_I_1_ce1),
    .q1(samples_I_1_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_2_addr_reg_1480),
    .ce0(samples_I_2_ce0),
    .we0(samples_I_2_we0),
    .d0(samples_I_3_q1),
    .address1(samples_I_2_address1),
    .ce1(samples_I_2_ce1),
    .q1(samples_I_2_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_3_addr_reg_1492),
    .ce0(samples_I_3_ce0),
    .we0(samples_I_3_we0),
    .d0(samples_I_4_q1),
    .address1(samples_I_3_address1),
    .ce1(samples_I_3_ce1),
    .q1(samples_I_3_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_4_addr_reg_1504),
    .ce0(samples_I_4_ce0),
    .we0(samples_I_4_we0),
    .d0(samples_I_5_q1),
    .address1(samples_I_4_address1),
    .ce1(samples_I_4_ce1),
    .q1(samples_I_4_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_5_addr_reg_1516),
    .ce0(samples_I_5_ce0),
    .we0(samples_I_5_we0),
    .d0(samples_I_6_q1),
    .address1(samples_I_5_address1),
    .ce1(samples_I_5_ce1),
    .q1(samples_I_5_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_6_addr_reg_1528),
    .ce0(samples_I_6_ce0),
    .we0(samples_I_6_we0),
    .d0(samples_I_7_q1),
    .address1(samples_I_6_address1),
    .ce1(samples_I_6_ce1),
    .q1(samples_I_6_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_7_addr_reg_1540),
    .ce0(samples_I_7_ce0),
    .we0(samples_I_7_we0),
    .d0(samples_I_8_q1),
    .address1(samples_I_7_address1),
    .ce1(samples_I_7_ce1),
    .q1(samples_I_7_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_8_addr_reg_1552),
    .ce0(samples_I_8_ce0),
    .we0(samples_I_8_we0),
    .d0(samples_I_9_q1),
    .address1(samples_I_8_address1),
    .ce1(samples_I_8_ce1),
    .q1(samples_I_8_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_9_addr_reg_1564),
    .ce0(samples_I_9_ce0),
    .we0(samples_I_9_we0),
    .d0(samples_I_10_q1),
    .address1(samples_I_9_address1),
    .ce1(samples_I_9_ce1),
    .q1(samples_I_9_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_10_addr_reg_1576),
    .ce0(samples_I_10_ce0),
    .we0(samples_I_10_we0),
    .d0(samples_I_11_q1),
    .address1(samples_I_10_address1),
    .ce1(samples_I_10_ce1),
    .q1(samples_I_10_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_0_address0),
    .ce0(samples_I_0_ce0),
    .we0(samples_I_0_we0),
    .d0(samples_I_1_q1),
    .address1(samples_I_0_address1),
    .ce1(samples_I_0_ce1),
    .q1(samples_I_0_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_1_addr_reg_1474),
    .ce0(samples_Q_1_ce0),
    .we0(samples_Q_1_we0),
    .d0(samples_Q_2_q1),
    .address1(samples_Q_1_address1),
    .ce1(samples_Q_1_ce1),
    .q1(samples_Q_1_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_0_address0),
    .ce0(samples_Q_0_ce0),
    .we0(samples_Q_0_we0),
    .d0(samples_Q_1_q1),
    .address1(samples_Q_0_address1),
    .ce1(samples_Q_0_ce1),
    .q1(samples_Q_0_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_2_addr_reg_1486),
    .ce0(samples_Q_2_ce0),
    .we0(samples_Q_2_we0),
    .d0(samples_Q_3_q1),
    .address1(samples_Q_2_address1),
    .ce1(samples_Q_2_ce1),
    .q1(samples_Q_2_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_3_addr_reg_1498),
    .ce0(samples_Q_3_ce0),
    .we0(samples_Q_3_we0),
    .d0(samples_Q_4_q1),
    .address1(samples_Q_3_address1),
    .ce1(samples_Q_3_ce1),
    .q1(samples_Q_3_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_4_addr_reg_1510),
    .ce0(samples_Q_4_ce0),
    .we0(samples_Q_4_we0),
    .d0(samples_Q_5_q1),
    .address1(samples_Q_4_address1),
    .ce1(samples_Q_4_ce1),
    .q1(samples_Q_4_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_5_addr_reg_1522),
    .ce0(samples_Q_5_ce0),
    .we0(samples_Q_5_we0),
    .d0(samples_Q_6_q1),
    .address1(samples_Q_5_address1),
    .ce1(samples_Q_5_ce1),
    .q1(samples_Q_5_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_6_addr_reg_1534),
    .ce0(samples_Q_6_ce0),
    .we0(samples_Q_6_we0),
    .d0(samples_Q_7_q1),
    .address1(samples_Q_6_address1),
    .ce1(samples_Q_6_ce1),
    .q1(samples_Q_6_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_7_addr_reg_1546),
    .ce0(samples_Q_7_ce0),
    .we0(samples_Q_7_we0),
    .d0(samples_Q_8_q1),
    .address1(samples_Q_7_address1),
    .ce1(samples_Q_7_ce1),
    .q1(samples_Q_7_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_8_addr_reg_1558),
    .ce0(samples_Q_8_ce0),
    .we0(samples_Q_8_we0),
    .d0(samples_Q_9_q1),
    .address1(samples_Q_8_address1),
    .ce1(samples_Q_8_ce1),
    .q1(samples_Q_8_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_9_addr_reg_1570),
    .ce0(samples_Q_9_ce0),
    .we0(samples_Q_9_we0),
    .d0(samples_Q_10_q1),
    .address1(samples_Q_9_address1),
    .ce1(samples_Q_9_ce1),
    .q1(samples_Q_9_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_10_addr_reg_1582),
    .ce0(samples_Q_10_ce0),
    .we0(samples_Q_10_we0),
    .d0(samples_Q_11_q1),
    .address1(samples_Q_10_address1),
    .ce1(samples_Q_10_ce1),
    .q1(samples_Q_10_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_12_addr_reg_1604),
    .ce0(samples_I_12_ce0),
    .we0(samples_I_12_we0),
    .d0(samples_I_13_q1),
    .address1(samples_I_12_address1),
    .ce1(samples_I_12_ce1),
    .q1(samples_I_12_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_13_addr_reg_1616),
    .ce0(samples_I_13_ce0),
    .we0(samples_I_13_we0),
    .d0(samples_I_14_q1),
    .address1(samples_I_13_address1),
    .ce1(samples_I_13_ce1),
    .q1(samples_I_13_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_14_addr_reg_1628),
    .ce0(samples_I_14_ce0),
    .we0(samples_I_14_we0),
    .d0(samples_I_15_q1),
    .address1(samples_I_14_address1),
    .ce1(samples_I_14_ce1),
    .q1(samples_I_14_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_15_addr_reg_1640),
    .ce0(samples_I_15_ce0),
    .we0(samples_I_15_we0),
    .d0(samples_I_16_q1),
    .address1(samples_I_15_address1),
    .ce1(samples_I_15_ce1),
    .q1(samples_I_15_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_16_addr_reg_1652),
    .ce0(samples_I_16_ce0),
    .we0(samples_I_16_we0),
    .d0(samples_I_17_q1),
    .address1(samples_I_16_address1),
    .ce1(samples_I_16_ce1),
    .q1(samples_I_16_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_17_addr_reg_1664),
    .ce0(samples_I_17_ce0),
    .we0(samples_I_17_we0),
    .d0(samples_I_18_q1),
    .address1(samples_I_17_address1),
    .ce1(samples_I_17_ce1),
    .q1(samples_I_17_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_18_addr_reg_1676),
    .ce0(samples_I_18_ce0),
    .we0(samples_I_18_we0),
    .d0(samples_I_19_q1),
    .address1(samples_I_18_address1),
    .ce1(samples_I_18_ce1),
    .q1(samples_I_18_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_19_addr_reg_1688),
    .ce0(samples_I_19_ce0),
    .we0(samples_I_19_we0),
    .d0(samples_I_20_q1),
    .address1(samples_I_19_address1),
    .ce1(samples_I_19_ce1),
    .q1(samples_I_19_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_20_addr_reg_1700),
    .ce0(samples_I_20_ce0),
    .we0(samples_I_20_we0),
    .d0(samples_I_21_q1),
    .address1(samples_I_20_address1),
    .ce1(samples_I_20_ce1),
    .q1(samples_I_20_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_21_addr_reg_1712),
    .ce0(samples_I_21_ce0),
    .we0(samples_I_21_we0),
    .d0(samples_I_22_q1),
    .address1(samples_I_21_address1),
    .ce1(samples_I_21_ce1),
    .q1(samples_I_21_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_22_addr_reg_1724),
    .ce0(samples_I_22_ce0),
    .we0(samples_I_22_we0),
    .d0(samples_I_23_q1),
    .address1(samples_I_22_address1),
    .ce1(samples_I_22_ce1),
    .q1(samples_I_22_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_23_addr_reg_1736),
    .ce0(samples_I_23_ce0),
    .we0(samples_I_23_we0),
    .d0(samples_I_24_q1),
    .address1(samples_I_23_address1),
    .ce1(samples_I_23_ce1),
    .q1(samples_I_23_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_24_addr_reg_1748),
    .ce0(samples_I_24_ce0),
    .we0(samples_I_24_we0),
    .d0(samples_I_25_q1),
    .address1(samples_I_24_address1),
    .ce1(samples_I_24_ce1),
    .q1(samples_I_24_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_25_addr_reg_1760),
    .ce0(samples_I_25_ce0),
    .we0(samples_I_25_we0),
    .d0(samples_I_26_q1),
    .address1(samples_I_25_address1),
    .ce1(samples_I_25_ce1),
    .q1(samples_I_25_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_26_addr_reg_1772),
    .ce0(samples_I_26_ce0),
    .we0(samples_I_26_we0),
    .d0(samples_I_27_q1),
    .address1(samples_I_26_address1),
    .ce1(samples_I_26_ce1),
    .q1(samples_I_26_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_27_addr_reg_1784),
    .ce0(samples_I_27_ce0),
    .we0(samples_I_27_we0),
    .d0(samples_I_28_q1),
    .address1(samples_I_27_address1),
    .ce1(samples_I_27_ce1),
    .q1(samples_I_27_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_28_addr_reg_1796),
    .ce0(samples_I_28_ce0),
    .we0(samples_I_28_we0),
    .d0(samples_I_29_q1),
    .address1(samples_I_28_address1),
    .ce1(samples_I_28_ce1),
    .q1(samples_I_28_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_29_addr_reg_1808),
    .ce0(samples_I_29_ce0),
    .we0(samples_I_29_we0),
    .d0(samples_I_30_q1),
    .address1(samples_I_29_address1),
    .ce1(samples_I_29_ce1),
    .q1(samples_I_29_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_30_addr_reg_1820),
    .ce0(samples_I_30_ce0),
    .we0(samples_I_30_we0),
    .d0(samples_I_31_q1),
    .address1(samples_I_30_address1),
    .ce1(samples_I_30_ce1),
    .q1(samples_I_30_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_31_addr_reg_1832),
    .ce0(samples_I_31_ce0),
    .we0(samples_I_31_we0),
    .d0(samples_I_0_q1),
    .address1(samples_I_31_address1),
    .ce1(samples_I_31_ce1),
    .q1(samples_I_31_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_12_addr_reg_1610),
    .ce0(samples_Q_12_ce0),
    .we0(samples_Q_12_we0),
    .d0(samples_Q_13_q1),
    .address1(samples_Q_12_address1),
    .ce1(samples_Q_12_ce1),
    .q1(samples_Q_12_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_13_addr_reg_1622),
    .ce0(samples_Q_13_ce0),
    .we0(samples_Q_13_we0),
    .d0(samples_Q_14_q1),
    .address1(samples_Q_13_address1),
    .ce1(samples_Q_13_ce1),
    .q1(samples_Q_13_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_14_addr_reg_1634),
    .ce0(samples_Q_14_ce0),
    .we0(samples_Q_14_we0),
    .d0(samples_Q_15_q1),
    .address1(samples_Q_14_address1),
    .ce1(samples_Q_14_ce1),
    .q1(samples_Q_14_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_15_addr_reg_1646),
    .ce0(samples_Q_15_ce0),
    .we0(samples_Q_15_we0),
    .d0(samples_Q_16_q1),
    .address1(samples_Q_15_address1),
    .ce1(samples_Q_15_ce1),
    .q1(samples_Q_15_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_16_addr_reg_1658),
    .ce0(samples_Q_16_ce0),
    .we0(samples_Q_16_we0),
    .d0(samples_Q_17_q1),
    .address1(samples_Q_16_address1),
    .ce1(samples_Q_16_ce1),
    .q1(samples_Q_16_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_17_addr_reg_1670),
    .ce0(samples_Q_17_ce0),
    .we0(samples_Q_17_we0),
    .d0(samples_Q_18_q1),
    .address1(samples_Q_17_address1),
    .ce1(samples_Q_17_ce1),
    .q1(samples_Q_17_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_18_addr_reg_1682),
    .ce0(samples_Q_18_ce0),
    .we0(samples_Q_18_we0),
    .d0(samples_Q_19_q1),
    .address1(samples_Q_18_address1),
    .ce1(samples_Q_18_ce1),
    .q1(samples_Q_18_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_19_addr_reg_1694),
    .ce0(samples_Q_19_ce0),
    .we0(samples_Q_19_we0),
    .d0(samples_Q_20_q1),
    .address1(samples_Q_19_address1),
    .ce1(samples_Q_19_ce1),
    .q1(samples_Q_19_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_20_addr_reg_1706),
    .ce0(samples_Q_20_ce0),
    .we0(samples_Q_20_we0),
    .d0(samples_Q_21_q1),
    .address1(samples_Q_20_address1),
    .ce1(samples_Q_20_ce1),
    .q1(samples_Q_20_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_21_addr_reg_1718),
    .ce0(samples_Q_21_ce0),
    .we0(samples_Q_21_we0),
    .d0(samples_Q_22_q1),
    .address1(samples_Q_21_address1),
    .ce1(samples_Q_21_ce1),
    .q1(samples_Q_21_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_22_addr_reg_1730),
    .ce0(samples_Q_22_ce0),
    .we0(samples_Q_22_we0),
    .d0(samples_Q_23_q1),
    .address1(samples_Q_22_address1),
    .ce1(samples_Q_22_ce1),
    .q1(samples_Q_22_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_23_addr_reg_1742),
    .ce0(samples_Q_23_ce0),
    .we0(samples_Q_23_we0),
    .d0(samples_Q_24_q1),
    .address1(samples_Q_23_address1),
    .ce1(samples_Q_23_ce1),
    .q1(samples_Q_23_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_24_addr_reg_1754),
    .ce0(samples_Q_24_ce0),
    .we0(samples_Q_24_we0),
    .d0(samples_Q_25_q1),
    .address1(samples_Q_24_address1),
    .ce1(samples_Q_24_ce1),
    .q1(samples_Q_24_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_25_addr_reg_1766),
    .ce0(samples_Q_25_ce0),
    .we0(samples_Q_25_we0),
    .d0(samples_Q_26_q1),
    .address1(samples_Q_25_address1),
    .ce1(samples_Q_25_ce1),
    .q1(samples_Q_25_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_26_addr_reg_1778),
    .ce0(samples_Q_26_ce0),
    .we0(samples_Q_26_we0),
    .d0(samples_Q_27_q1),
    .address1(samples_Q_26_address1),
    .ce1(samples_Q_26_ce1),
    .q1(samples_Q_26_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_27_addr_reg_1790),
    .ce0(samples_Q_27_ce0),
    .we0(samples_Q_27_we0),
    .d0(samples_Q_28_q1),
    .address1(samples_Q_27_address1),
    .ce1(samples_Q_27_ce1),
    .q1(samples_Q_27_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_28_addr_reg_1802),
    .ce0(samples_Q_28_ce0),
    .we0(samples_Q_28_we0),
    .d0(samples_Q_29_q1),
    .address1(samples_Q_28_address1),
    .ce1(samples_Q_28_ce1),
    .q1(samples_Q_28_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_29_addr_reg_1814),
    .ce0(samples_Q_29_ce0),
    .we0(samples_Q_29_we0),
    .d0(samples_Q_30_q1),
    .address1(samples_Q_29_address1),
    .ce1(samples_Q_29_ce1),
    .q1(samples_Q_29_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_30_addr_reg_1826),
    .ce0(samples_Q_30_ce0),
    .we0(samples_Q_30_we0),
    .d0(samples_Q_31_q1),
    .address1(samples_Q_30_address1),
    .ce1(samples_Q_30_ce1),
    .q1(samples_Q_30_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_31_addr_reg_1838),
    .ce0(samples_Q_31_ce0),
    .we0(samples_Q_31_we0),
    .d0(samples_Q_0_q1),
    .address1(samples_Q_31_address1),
    .ce1(samples_Q_31_ce1),
    .q1(samples_Q_31_q1)
);

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln52_fu_1426_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_164 <= add_ln54_fu_1432_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_164 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln52_reg_1600 <= icmp_ln52_fu_1426_p2;
        samples_I_10_addr_reg_1576 <= zext_ln52_fu_1354_p1;
        samples_I_11_addr_reg_1588 <= zext_ln52_fu_1354_p1;
        samples_I_1_addr_reg_1468 <= zext_ln52_fu_1354_p1;
        samples_I_2_addr_reg_1480 <= zext_ln52_fu_1354_p1;
        samples_I_3_addr_reg_1492 <= zext_ln52_fu_1354_p1;
        samples_I_4_addr_reg_1504 <= zext_ln52_fu_1354_p1;
        samples_I_5_addr_reg_1516 <= zext_ln52_fu_1354_p1;
        samples_I_6_addr_reg_1528 <= zext_ln52_fu_1354_p1;
        samples_I_7_addr_reg_1540 <= zext_ln52_fu_1354_p1;
        samples_I_8_addr_reg_1552 <= zext_ln52_fu_1354_p1;
        samples_I_9_addr_reg_1564 <= zext_ln52_fu_1354_p1;
        samples_Q_10_addr_reg_1582 <= zext_ln52_fu_1354_p1;
        samples_Q_11_addr_reg_1594 <= zext_ln52_fu_1354_p1;
        samples_Q_1_addr_reg_1474 <= zext_ln52_fu_1354_p1;
        samples_Q_2_addr_reg_1486 <= zext_ln52_fu_1354_p1;
        samples_Q_3_addr_reg_1498 <= zext_ln52_fu_1354_p1;
        samples_Q_4_addr_reg_1510 <= zext_ln52_fu_1354_p1;
        samples_Q_5_addr_reg_1522 <= zext_ln52_fu_1354_p1;
        samples_Q_6_addr_reg_1534 <= zext_ln52_fu_1354_p1;
        samples_Q_7_addr_reg_1546 <= zext_ln52_fu_1354_p1;
        samples_Q_8_addr_reg_1558 <= zext_ln52_fu_1354_p1;
        samples_Q_9_addr_reg_1570 <= zext_ln52_fu_1354_p1;
        zext_ln52_reg_1462[7 : 0] <= zext_ln52_fu_1354_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1426_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_addr_reg_1604 <= zext_ln52_fu_1354_p1;
        samples_I_13_addr_reg_1616 <= zext_ln52_fu_1354_p1;
        samples_I_14_addr_reg_1628 <= zext_ln52_fu_1354_p1;
        samples_I_15_addr_reg_1640 <= zext_ln52_fu_1354_p1;
        samples_I_16_addr_reg_1652 <= zext_ln52_fu_1354_p1;
        samples_I_17_addr_reg_1664 <= zext_ln52_fu_1354_p1;
        samples_I_18_addr_reg_1676 <= zext_ln52_fu_1354_p1;
        samples_I_19_addr_reg_1688 <= zext_ln52_fu_1354_p1;
        samples_I_20_addr_reg_1700 <= zext_ln52_fu_1354_p1;
        samples_I_21_addr_reg_1712 <= zext_ln52_fu_1354_p1;
        samples_I_22_addr_reg_1724 <= zext_ln52_fu_1354_p1;
        samples_I_23_addr_reg_1736 <= zext_ln52_fu_1354_p1;
        samples_I_24_addr_reg_1748 <= zext_ln52_fu_1354_p1;
        samples_I_25_addr_reg_1760 <= zext_ln52_fu_1354_p1;
        samples_I_26_addr_reg_1772 <= zext_ln52_fu_1354_p1;
        samples_I_27_addr_reg_1784 <= zext_ln52_fu_1354_p1;
        samples_I_28_addr_reg_1796 <= zext_ln52_fu_1354_p1;
        samples_I_29_addr_reg_1808 <= zext_ln52_fu_1354_p1;
        samples_I_30_addr_reg_1820 <= zext_ln52_fu_1354_p1;
        samples_I_31_addr_reg_1832 <= zext_ln52_fu_1354_p1;
        samples_Q_12_addr_reg_1610 <= zext_ln52_fu_1354_p1;
        samples_Q_13_addr_reg_1622 <= zext_ln52_fu_1354_p1;
        samples_Q_14_addr_reg_1634 <= zext_ln52_fu_1354_p1;
        samples_Q_15_addr_reg_1646 <= zext_ln52_fu_1354_p1;
        samples_Q_16_addr_reg_1658 <= zext_ln52_fu_1354_p1;
        samples_Q_17_addr_reg_1670 <= zext_ln52_fu_1354_p1;
        samples_Q_18_addr_reg_1682 <= zext_ln52_fu_1354_p1;
        samples_Q_19_addr_reg_1694 <= zext_ln52_fu_1354_p1;
        samples_Q_20_addr_reg_1706 <= zext_ln52_fu_1354_p1;
        samples_Q_21_addr_reg_1718 <= zext_ln52_fu_1354_p1;
        samples_Q_22_addr_reg_1730 <= zext_ln52_fu_1354_p1;
        samples_Q_23_addr_reg_1742 <= zext_ln52_fu_1354_p1;
        samples_Q_24_addr_reg_1754 <= zext_ln52_fu_1354_p1;
        samples_Q_25_addr_reg_1766 <= zext_ln52_fu_1354_p1;
        samples_Q_26_addr_reg_1778 <= zext_ln52_fu_1354_p1;
        samples_Q_27_addr_reg_1790 <= zext_ln52_fu_1354_p1;
        samples_Q_28_addr_reg_1802 <= zext_ln52_fu_1354_p1;
        samples_Q_29_addr_reg_1814 <= zext_ln52_fu_1354_p1;
        samples_Q_30_addr_reg_1826 <= zext_ln52_fu_1354_p1;
        samples_Q_31_addr_reg_1838 <= zext_ln52_fu_1354_p1;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_1426_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_0_ce0 = 1'b1;
    end else begin
        samples_I_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_0_ce1 = 1'b1;
    end else begin
        samples_I_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_0_we0 = 1'b1;
    end else begin
        samples_I_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_10_ce0 = 1'b1;
    end else begin
        samples_I_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_10_ce1 = 1'b1;
    end else begin
        samples_I_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_10_we0 = 1'b1;
    end else begin
        samples_I_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_11_ce0 = 1'b1;
    end else begin
        samples_I_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_11_ce1 = 1'b1;
    end else begin
        samples_I_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_11_we0 = 1'b1;
    end else begin
        samples_I_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_ce0 = 1'b1;
    end else begin
        samples_I_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_ce1 = 1'b1;
    end else begin
        samples_I_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_we0 = 1'b1;
    end else begin
        samples_I_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_13_ce0 = 1'b1;
    end else begin
        samples_I_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_13_ce1 = 1'b1;
    end else begin
        samples_I_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_13_we0 = 1'b1;
    end else begin
        samples_I_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_14_ce0 = 1'b1;
    end else begin
        samples_I_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_14_ce1 = 1'b1;
    end else begin
        samples_I_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_14_we0 = 1'b1;
    end else begin
        samples_I_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_15_ce0 = 1'b1;
    end else begin
        samples_I_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_15_ce1 = 1'b1;
    end else begin
        samples_I_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_15_we0 = 1'b1;
    end else begin
        samples_I_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_16_ce0 = 1'b1;
    end else begin
        samples_I_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_16_ce1 = 1'b1;
    end else begin
        samples_I_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_16_we0 = 1'b1;
    end else begin
        samples_I_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_17_ce0 = 1'b1;
    end else begin
        samples_I_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_17_ce1 = 1'b1;
    end else begin
        samples_I_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_17_we0 = 1'b1;
    end else begin
        samples_I_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_18_ce0 = 1'b1;
    end else begin
        samples_I_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_18_ce1 = 1'b1;
    end else begin
        samples_I_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_18_we0 = 1'b1;
    end else begin
        samples_I_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_19_ce0 = 1'b1;
    end else begin
        samples_I_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_19_ce1 = 1'b1;
    end else begin
        samples_I_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_19_we0 = 1'b1;
    end else begin
        samples_I_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_1_ce0 = 1'b1;
    end else begin
        samples_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_1_ce1 = 1'b1;
    end else begin
        samples_I_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_1_we0 = 1'b1;
    end else begin
        samples_I_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_20_ce0 = 1'b1;
    end else begin
        samples_I_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_20_ce1 = 1'b1;
    end else begin
        samples_I_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_20_we0 = 1'b1;
    end else begin
        samples_I_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_21_ce0 = 1'b1;
    end else begin
        samples_I_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_21_ce1 = 1'b1;
    end else begin
        samples_I_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_21_we0 = 1'b1;
    end else begin
        samples_I_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_22_ce0 = 1'b1;
    end else begin
        samples_I_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_22_ce1 = 1'b1;
    end else begin
        samples_I_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_22_we0 = 1'b1;
    end else begin
        samples_I_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_23_ce0 = 1'b1;
    end else begin
        samples_I_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_23_ce1 = 1'b1;
    end else begin
        samples_I_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_23_we0 = 1'b1;
    end else begin
        samples_I_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_24_ce0 = 1'b1;
    end else begin
        samples_I_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_24_ce1 = 1'b1;
    end else begin
        samples_I_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_24_we0 = 1'b1;
    end else begin
        samples_I_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_25_ce0 = 1'b1;
    end else begin
        samples_I_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_25_ce1 = 1'b1;
    end else begin
        samples_I_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_25_we0 = 1'b1;
    end else begin
        samples_I_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_26_ce0 = 1'b1;
    end else begin
        samples_I_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_26_ce1 = 1'b1;
    end else begin
        samples_I_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_26_we0 = 1'b1;
    end else begin
        samples_I_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_27_ce0 = 1'b1;
    end else begin
        samples_I_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_27_ce1 = 1'b1;
    end else begin
        samples_I_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_27_we0 = 1'b1;
    end else begin
        samples_I_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_28_ce0 = 1'b1;
    end else begin
        samples_I_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_28_ce1 = 1'b1;
    end else begin
        samples_I_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_28_we0 = 1'b1;
    end else begin
        samples_I_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_29_ce0 = 1'b1;
    end else begin
        samples_I_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_29_ce1 = 1'b1;
    end else begin
        samples_I_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_29_we0 = 1'b1;
    end else begin
        samples_I_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_2_ce0 = 1'b1;
    end else begin
        samples_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_2_ce1 = 1'b1;
    end else begin
        samples_I_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_2_we0 = 1'b1;
    end else begin
        samples_I_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_30_ce0 = 1'b1;
    end else begin
        samples_I_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_30_ce1 = 1'b1;
    end else begin
        samples_I_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_30_we0 = 1'b1;
    end else begin
        samples_I_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_31_ce0 = 1'b1;
    end else begin
        samples_I_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_31_ce1 = 1'b1;
    end else begin
        samples_I_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_31_we0 = 1'b1;
    end else begin
        samples_I_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_3_ce0 = 1'b1;
    end else begin
        samples_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_3_ce1 = 1'b1;
    end else begin
        samples_I_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_3_we0 = 1'b1;
    end else begin
        samples_I_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_4_ce0 = 1'b1;
    end else begin
        samples_I_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_4_ce1 = 1'b1;
    end else begin
        samples_I_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_4_we0 = 1'b1;
    end else begin
        samples_I_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_5_ce0 = 1'b1;
    end else begin
        samples_I_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_5_ce1 = 1'b1;
    end else begin
        samples_I_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_5_we0 = 1'b1;
    end else begin
        samples_I_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_6_ce0 = 1'b1;
    end else begin
        samples_I_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_6_ce1 = 1'b1;
    end else begin
        samples_I_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_6_we0 = 1'b1;
    end else begin
        samples_I_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_7_ce0 = 1'b1;
    end else begin
        samples_I_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_7_ce1 = 1'b1;
    end else begin
        samples_I_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_7_we0 = 1'b1;
    end else begin
        samples_I_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_8_ce0 = 1'b1;
    end else begin
        samples_I_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_8_ce1 = 1'b1;
    end else begin
        samples_I_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_8_we0 = 1'b1;
    end else begin
        samples_I_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_9_ce0 = 1'b1;
    end else begin
        samples_I_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_9_ce1 = 1'b1;
    end else begin
        samples_I_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_9_we0 = 1'b1;
    end else begin
        samples_I_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_0_ce0 = 1'b1;
    end else begin
        samples_Q_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_0_ce1 = 1'b1;
    end else begin
        samples_Q_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_0_we0 = 1'b1;
    end else begin
        samples_Q_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_10_ce0 = 1'b1;
    end else begin
        samples_Q_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_10_ce1 = 1'b1;
    end else begin
        samples_Q_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_10_we0 = 1'b1;
    end else begin
        samples_Q_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_11_ce0 = 1'b1;
    end else begin
        samples_Q_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_11_ce1 = 1'b1;
    end else begin
        samples_Q_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_11_we0 = 1'b1;
    end else begin
        samples_Q_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_12_ce0 = 1'b1;
    end else begin
        samples_Q_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_12_ce1 = 1'b1;
    end else begin
        samples_Q_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_12_we0 = 1'b1;
    end else begin
        samples_Q_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_13_ce0 = 1'b1;
    end else begin
        samples_Q_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_13_ce1 = 1'b1;
    end else begin
        samples_Q_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_13_we0 = 1'b1;
    end else begin
        samples_Q_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_14_ce0 = 1'b1;
    end else begin
        samples_Q_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_14_ce1 = 1'b1;
    end else begin
        samples_Q_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_14_we0 = 1'b1;
    end else begin
        samples_Q_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_15_ce0 = 1'b1;
    end else begin
        samples_Q_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_15_ce1 = 1'b1;
    end else begin
        samples_Q_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_15_we0 = 1'b1;
    end else begin
        samples_Q_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_16_ce0 = 1'b1;
    end else begin
        samples_Q_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_16_ce1 = 1'b1;
    end else begin
        samples_Q_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_16_we0 = 1'b1;
    end else begin
        samples_Q_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_17_ce0 = 1'b1;
    end else begin
        samples_Q_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_17_ce1 = 1'b1;
    end else begin
        samples_Q_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_17_we0 = 1'b1;
    end else begin
        samples_Q_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_18_ce0 = 1'b1;
    end else begin
        samples_Q_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_18_ce1 = 1'b1;
    end else begin
        samples_Q_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_18_we0 = 1'b1;
    end else begin
        samples_Q_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_19_ce0 = 1'b1;
    end else begin
        samples_Q_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_19_ce1 = 1'b1;
    end else begin
        samples_Q_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_19_we0 = 1'b1;
    end else begin
        samples_Q_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_1_ce0 = 1'b1;
    end else begin
        samples_Q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_1_ce1 = 1'b1;
    end else begin
        samples_Q_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_1_we0 = 1'b1;
    end else begin
        samples_Q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_20_ce0 = 1'b1;
    end else begin
        samples_Q_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_20_ce1 = 1'b1;
    end else begin
        samples_Q_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_20_we0 = 1'b1;
    end else begin
        samples_Q_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_21_ce0 = 1'b1;
    end else begin
        samples_Q_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_21_ce1 = 1'b1;
    end else begin
        samples_Q_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_21_we0 = 1'b1;
    end else begin
        samples_Q_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_22_ce0 = 1'b1;
    end else begin
        samples_Q_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_22_ce1 = 1'b1;
    end else begin
        samples_Q_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_22_we0 = 1'b1;
    end else begin
        samples_Q_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_23_ce0 = 1'b1;
    end else begin
        samples_Q_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_23_ce1 = 1'b1;
    end else begin
        samples_Q_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_23_we0 = 1'b1;
    end else begin
        samples_Q_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_24_ce0 = 1'b1;
    end else begin
        samples_Q_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_24_ce1 = 1'b1;
    end else begin
        samples_Q_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_24_we0 = 1'b1;
    end else begin
        samples_Q_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_25_ce0 = 1'b1;
    end else begin
        samples_Q_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_25_ce1 = 1'b1;
    end else begin
        samples_Q_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_25_we0 = 1'b1;
    end else begin
        samples_Q_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_26_ce0 = 1'b1;
    end else begin
        samples_Q_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_26_ce1 = 1'b1;
    end else begin
        samples_Q_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_26_we0 = 1'b1;
    end else begin
        samples_Q_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_27_ce0 = 1'b1;
    end else begin
        samples_Q_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_27_ce1 = 1'b1;
    end else begin
        samples_Q_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_27_we0 = 1'b1;
    end else begin
        samples_Q_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_28_ce0 = 1'b1;
    end else begin
        samples_Q_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_28_ce1 = 1'b1;
    end else begin
        samples_Q_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_28_we0 = 1'b1;
    end else begin
        samples_Q_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_29_ce0 = 1'b1;
    end else begin
        samples_Q_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_29_ce1 = 1'b1;
    end else begin
        samples_Q_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_29_we0 = 1'b1;
    end else begin
        samples_Q_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_2_ce0 = 1'b1;
    end else begin
        samples_Q_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_2_ce1 = 1'b1;
    end else begin
        samples_Q_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_2_we0 = 1'b1;
    end else begin
        samples_Q_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_30_ce0 = 1'b1;
    end else begin
        samples_Q_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_30_ce1 = 1'b1;
    end else begin
        samples_Q_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_30_we0 = 1'b1;
    end else begin
        samples_Q_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_31_ce0 = 1'b1;
    end else begin
        samples_Q_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_31_ce1 = 1'b1;
    end else begin
        samples_Q_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_31_we0 = 1'b1;
    end else begin
        samples_Q_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_3_ce0 = 1'b1;
    end else begin
        samples_Q_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_3_ce1 = 1'b1;
    end else begin
        samples_Q_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_3_we0 = 1'b1;
    end else begin
        samples_Q_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_4_ce0 = 1'b1;
    end else begin
        samples_Q_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_4_ce1 = 1'b1;
    end else begin
        samples_Q_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_4_we0 = 1'b1;
    end else begin
        samples_Q_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_5_ce0 = 1'b1;
    end else begin
        samples_Q_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_5_ce1 = 1'b1;
    end else begin
        samples_Q_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_5_we0 = 1'b1;
    end else begin
        samples_Q_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_6_ce0 = 1'b1;
    end else begin
        samples_Q_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_6_ce1 = 1'b1;
    end else begin
        samples_Q_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_6_we0 = 1'b1;
    end else begin
        samples_Q_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_7_ce0 = 1'b1;
    end else begin
        samples_Q_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_7_ce1 = 1'b1;
    end else begin
        samples_Q_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_7_we0 = 1'b1;
    end else begin
        samples_Q_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_8_ce0 = 1'b1;
    end else begin
        samples_Q_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_8_ce1 = 1'b1;
    end else begin
        samples_Q_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_8_we0 = 1'b1;
    end else begin
        samples_Q_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_9_ce0 = 1'b1;
    end else begin
        samples_Q_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_9_ce1 = 1'b1;
    end else begin
        samples_Q_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_9_we0 = 1'b1;
    end else begin
        samples_Q_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln54_1_fu_1438_p2 = (lshr_ln_fu_1344_p4 + 8'd1);

assign add_ln54_fu_1432_p2 = (ap_sig_allocacmp_i_3 + 13'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln52_fu_1426_p2 = ((or_ln54_fu_1420_p2 < 13'd7691) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1344_p4 = {{ap_sig_allocacmp_i_3[12:5]}};

assign or_ln54_fu_1420_p2 = (ap_sig_allocacmp_i_3 | 13'd11);

assign samples_I_0_address0 = zext_ln52_reg_1462;

assign samples_I_0_address1 = zext_ln54_fu_1444_p1;

assign samples_I_10_address1 = zext_ln52_fu_1354_p1;

assign samples_I_11_address0 = samples_I_11_addr_reg_1588;

assign samples_I_11_address1 = zext_ln52_fu_1354_p1;

assign samples_I_11_d0 = samples_I_12_q1;

assign samples_I_12_address1 = zext_ln52_fu_1354_p1;

assign samples_I_13_address1 = zext_ln52_fu_1354_p1;

assign samples_I_14_address1 = zext_ln52_fu_1354_p1;

assign samples_I_15_address1 = zext_ln52_fu_1354_p1;

assign samples_I_16_address1 = zext_ln52_fu_1354_p1;

assign samples_I_17_address1 = zext_ln52_fu_1354_p1;

assign samples_I_18_address1 = zext_ln52_fu_1354_p1;

assign samples_I_19_address1 = zext_ln52_fu_1354_p1;

assign samples_I_1_address1 = zext_ln52_fu_1354_p1;

assign samples_I_20_address1 = zext_ln52_fu_1354_p1;

assign samples_I_21_address1 = zext_ln52_fu_1354_p1;

assign samples_I_22_address1 = zext_ln52_fu_1354_p1;

assign samples_I_23_address1 = zext_ln52_fu_1354_p1;

assign samples_I_24_address1 = zext_ln52_fu_1354_p1;

assign samples_I_25_address1 = zext_ln52_fu_1354_p1;

assign samples_I_26_address1 = zext_ln52_fu_1354_p1;

assign samples_I_27_address1 = zext_ln52_fu_1354_p1;

assign samples_I_28_address1 = zext_ln52_fu_1354_p1;

assign samples_I_29_address1 = zext_ln52_fu_1354_p1;

assign samples_I_2_address1 = zext_ln52_fu_1354_p1;

assign samples_I_30_address1 = zext_ln52_fu_1354_p1;

assign samples_I_31_address1 = zext_ln52_fu_1354_p1;

assign samples_I_3_address1 = zext_ln52_fu_1354_p1;

assign samples_I_4_address1 = zext_ln52_fu_1354_p1;

assign samples_I_5_address1 = zext_ln52_fu_1354_p1;

assign samples_I_6_address1 = zext_ln52_fu_1354_p1;

assign samples_I_7_address1 = zext_ln52_fu_1354_p1;

assign samples_I_8_address1 = zext_ln52_fu_1354_p1;

assign samples_I_9_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_0_address0 = zext_ln52_reg_1462;

assign samples_Q_0_address1 = zext_ln54_fu_1444_p1;

assign samples_Q_10_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_11_address0 = samples_Q_11_addr_reg_1594;

assign samples_Q_11_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_11_d0 = samples_Q_12_q1;

assign samples_Q_12_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_13_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_14_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_15_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_16_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_17_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_18_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_19_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_1_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_20_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_21_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_22_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_23_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_24_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_25_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_26_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_27_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_28_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_29_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_2_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_30_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_31_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_3_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_4_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_5_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_6_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_7_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_8_address1 = zext_ln52_fu_1354_p1;

assign samples_Q_9_address1 = zext_ln52_fu_1354_p1;

assign zext_ln52_fu_1354_p1 = lshr_ln_fu_1344_p4;

assign zext_ln54_fu_1444_p1 = add_ln54_1_fu_1438_p2;

always @ (posedge ap_clk) begin
    zext_ln52_reg_1462[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_52_1
