Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 17:16:47 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_sensor_control_sets_placed.rpt
| Design       : top_sensor
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              76 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              59 |           24 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       | uuart/u_uart_tx2/tx_next                     | reset_IBUF       |                1 |              1 |         1.00 |
|  fnd/u_clock_div/CLK |                                              | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG       | uuart/u_uart_tx2/data_count_next             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | uuart/u_uart_tx2/tick_count_next             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | uuart/uclock_Tx/E[0]                         | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       | usensor/start_tick_next                      | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG       | uuart/uclock_Tx/start_next                   | reset_IBUF       |                5 |              8 |         1.60 |
|  ubtn/r_1khz_reg_n_0 |                                              | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | uuart/uclock_Tx/FSM_onehot_state[10]_i_1_n_0 | reset_IBUF       |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG       | uuart/utx2/ufifo_cu/E[0]                     | reset_IBUF       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG       | uuart/uclock_Tx/E[0]                         |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG       | usensor/data_next                            | reset_IBUF       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG       |                                              | reset_IBUF       |               20 |             66 |         3.30 |
+----------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


