{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559926185920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559926185936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 21:19:45 2019 " "Processing started: Fri Jun 07 21:19:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559926185936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926185936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926185936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559926186545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_32bit " "Found entity 1: cmp_32bit" {  } { { "Modules/cmp_32bit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_1bit " "Found entity 1: cmp_1bit" {  } { { "Modules/cmp_1bit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_1bit_alter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_1bit_alter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_1bit_alter " "Found entity 1: CMP_1bit_alter" {  } { { "Modules/CMP_1bit_alter.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/CMP_1bit_alter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_8bit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_8bit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_8bit_test " "Found entity 1: cmp_8bit_test" {  } { { "Modules/cmp_8bit_test.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_8bit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_4bit " "Found entity 1: cmp_4bit" {  } { { "Modules/cmp_4bit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_8bit " "Found entity 1: cmp_8bit" {  } { { "Modules/cmp_8bit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cmp_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cmp_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_16bit " "Found entity 1: cmp_16bit" {  } { { "Modules/cmp_16bit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/se.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/se.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "Modules/se.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/se.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sr1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/sr1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR1 " "Found entity 1: SR1" {  } { { "Modules/SR1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SR1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR " "Found entity 1: SR" {  } { { "Modules/SR.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sl1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/sl1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SL1 " "Found entity 1: SL1" {  } { { "Modules/SL1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/sl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SL " "Found entity 1: SL" {  } { { "Modules/SL.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Modules/Register32.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Register32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/register8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Modules/Register8.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Register8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Modules/Register_File.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Modules/FA.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Modules/Adder32.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Adder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Modules/Adder4.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Adder4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(22) " "Verilog HDL information at memory.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "memory/memory.v" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/memory/memory.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559926215952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory/memory.v" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_16 " "Found entity 1: Register_16" {  } { { "Register_16.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Register_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jumpaddr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JumpAddr " "Found entity 1: JumpAddr" {  } { { "JumpAddr.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/JumpAddr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_input_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu_input_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU_input_handler " "Found entity 1: CU_input_handler" {  } { { "CU_input_handler.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926215999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926215999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path_v2 " "Found entity 1: Data_Path_v2" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extension_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extension_Unit " "Found entity 1: Extension_Unit" {  } { { "Extension_Unit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Extension_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559926216561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst " "Elaborating entity \"CU\" for hierarchy \"CU:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Processor.bdf" { { 304 1168 1520 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216592 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst174 " "Primitive \"OR4\" of instance \"inst174\" not used" {  } { { "CU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU.bdf" { { 2792 848 912 2872 "inst174" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1559926216608 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst82 " "Primitive \"VCC\" of instance \"inst82\" not used" {  } { { "CU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU.bdf" { { -760 -1864 -1832 -744 "inst82" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1559926216608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_input_handler CU:inst\|CU_input_handler:inst " "Elaborating entity \"CU_input_handler\" for hierarchy \"CU:inst\|CU_input_handler:inst\"" {  } { { "CU.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU.bdf" { { -984 -1664 -1448 -856 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3\"" {  } { { "CU_input_handler.bdf" "inst3" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 264 952 1072 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3 " "Elaborated megafunction instantiation \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3\"" {  } { { "CU_input_handler.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 264 952 1072 376 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3 " "Instantiated megafunction \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216749 ""}  } { { "CU_input_handler.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 264 952 1072 376 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926216749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:inst3\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder " "Elaborating entity \"LPM_DECODE\" for hierarchy \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder\"" {  } { { "CU_input_handler.bdf" "State_decoder" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 592 1256 1376 704 "State_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder " "Elaborated megafunction instantiation \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder\"" {  } { { "CU_input_handler.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 592 1256 1376 704 "State_decoder" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder " "Instantiated megafunction \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216858 ""}  } { { "CU_input_handler.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 592 1256 1376 704 "State_decoder" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926216858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g5f " "Found entity 1: decode_g5f" {  } { { "db/decode_g5f.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/decode_g5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926216921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926216921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g5f CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder\|decode_g5f:auto_generated " "Elaborating entity \"decode_g5f\" for hierarchy \"CU:inst\|CU_input_handler:inst\|LPM_DECODE:State_decoder\|decode_g5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CU:inst\|CU_input_handler:inst\|Counter:inst " "Elaborating entity \"Counter\" for hierarchy \"CU:inst\|CU_input_handler:inst\|Counter:inst\"" {  } { { "CU_input_handler.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/CU_input_handler.bdf" { { 816 872 1056 912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path_v2 Data_Path_v2:inst3 " "Elaborating entity \"Data_Path_v2\" for hierarchy \"Data_Path_v2:inst3\"" {  } { { "Processor.bdf" "inst3" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Processor.bdf" { { 288 1648 2064 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216936 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1360 2248 2440 1376 "mult_res_h\[31..0\]" "" } { 1376 2440 2480 1376 "" "" } { 1262 2424 2440 1443 "reg_write_in\[2\]\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1559926216952 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1544 2248 2464 1560 "mult_res_l\[31..0\]" "" } { 1560 2464 2504 1560 "" "" } { 1478 2448 2464 1659 "reg_write_in\[3\]\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1559926216952 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst24 " "Primitive \"VCC\" of instance \"inst24\" not used" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 88 616 648 104 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1559926216967 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 248 616 648 280 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1559926216967 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1632 712 744 1664 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1559926216967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path_v2:inst3\|ALU:AL_UNIT " "Elaborating entity \"ALU\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\"" {  } { { "Data_Path_v2.bdf" "AL_UNIT" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -200 4744 5032 -40 "AL_UNIT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216999 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ZERO " "Found inconsistent dimensions for element \"ZERO\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1872 2056 2072 1995 "zero\[31..0\]" "" } { 2328 1668 1792 2360 "zero\[31..1\],vcc" "" } { 1216 64 240 1232 "ZERO" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216999 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ZERO " "Found inconsistent dimensions for element \"ZERO\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1872 2056 2072 1995 "zero\[31..0\]" "" } { 2328 1668 1792 2360 "zero\[31..1\],vcc" "" } { 2048 1216 1360 2064 "ZERO" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926216999 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zero " "Converted elements in bus name \"zero\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[31..0\] zero31..0 " "Converted element name(s) from \"zero\[31..0\]\" to \"zero31..0\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1872 2056 2072 1995 "zero\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[31..1\] zero31..1 " "Converted element name(s) from \"zero\[31..1\]\" to \"zero31..1\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 2328 1668 1792 2360 "zero\[31..1\],vcc" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926216999 ""}  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1872 2056 2072 1995 "zero\[31..0\]" "" } { 2328 1668 1792 2360 "zero\[31..1\],vcc" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1559926216999 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1848 2072 2072 1872 "" "" } { 1872 2056 2072 1995 "zero\[31..0\]" "" } { 1856 2072 2241 1872 "slt_in\[0\]\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1559926216999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7 " "Elaborating entity \"Adder32\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7\"" {  } { { "Modules/ALU.bdf" "inst7" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 288 752 960 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217014 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Cout " "Pin \"Cout\" is missing source" {  } { { "Modules/Adder32.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Adder32.bdf" { { 1200 1568 1744 1216 "Cout" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559926217014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7\|Adder4:inst " "Elaborating entity \"Adder4\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7\|Adder4:inst\"" {  } { { "Modules/Adder32.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Adder32.bdf" { { 120 880 1064 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7\|Adder4:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|Adder32:inst7\|Adder4:inst\|FA:inst3\"" {  } { { "Modules/Adder4.bdf" "inst3" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/Adder4.bdf" { { 416 840 960 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29 " "Elaborating entity \"MUX\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\"" {  } { { "Modules/ALU.bdf" "inst29" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1560 2432 2544 1648 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1560 2432 2544 1648 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29 " "Instantiated megafunction \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 3 " "Parameter \"WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217092 ""}  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1560 2432 2544 1648 "inst29" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001 Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\"" {  } { { "mux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 1560 2432 2544 1648 "inst29" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kc " "Found entity 1: mux_1kc" {  } { { "db/mux_1kc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_1kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kc Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001\|mux_1kc:auto_generated " "Elaborating entity \"mux_1kc\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|MUX:inst29\|lpm_mux:\$00001\|mux_1kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2 " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2\"" {  } { { "Modules/ALU.bdf" "inst2" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 280 1760 1872 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 280 1760 1872 376 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2 " "Instantiated megafunction \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217264 ""}  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 280 1760 1872 376 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_llc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llc " "Found entity 1: mux_llc" {  } { { "db/mux_llc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_llc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llc Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2\|mux_llc:auto_generated " "Elaborating entity \"mux_llc\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst2\|mux_llc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4 " "Elaborating entity \"SL\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\"" {  } { { "Modules/ALU.bdf" "inst4" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 712 736 968 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31 " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31\"" {  } { { "Modules/SL.bdf" "inst31" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31\"" {  } { { "Modules/SL.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31 " "Instantiated megafunction \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217374 ""}  } { { "Modules/SL.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_4nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|lpm_mux:inst31\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL1 Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|SL1:inst " "Elaborating entity \"SL1\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SL:inst4\|SL1:inst\"" {  } { { "Modules/SL.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SL.bdf" { { 96 448 656 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR Data_Path_v2:inst3\|ALU:AL_UNIT\|SR:inst5 " "Elaborating entity \"SR\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SR:inst5\"" {  } { { "Modules/ALU.bdf" "inst5" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 832 736 968 928 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1 Data_Path_v2:inst3\|ALU:AL_UNIT\|SR:inst5\|SR1:inst " "Elaborating entity \"SR1\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|SR:inst5\|SR1:inst\"" {  } { { "Modules/SR.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/SR.bdf" { { 232 416 624 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16 " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16\"" {  } { { "Modules/ALU.bdf" "inst16" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 752 1936 2048 848 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16\"" {  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 752 1936 2048 848 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16 " "Instantiated megafunction \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217577 ""}  } { { "Modules/ALU.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 752 1936 2048 848 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|lpm_mux:inst16\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_32bit Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37 " "Elaborating entity \"cmp_32bit\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\"" {  } { { "Modules/ALU.bdf" "inst37" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/ALU.bdf" { { 2120 2128 2272 2248 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_16bit Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1 " "Elaborating entity \"cmp_16bit\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\"" {  } { { "Modules/cmp_32bit.bdf" "inst1" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_32bit.bdf" { { 632 1448 1592 760 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_8bit Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1 " "Elaborating entity \"cmp_8bit\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1\"" {  } { { "Modules/cmp_16bit.bdf" "inst1" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_16bit.bdf" { { 464 1448 1584 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_4bit Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1 " "Elaborating entity \"cmp_4bit\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\"" {  } { { "Modules/cmp_8bit.bdf" "inst1" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_8bit.bdf" { { 448 1272 1408 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_1bit_alter Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\|CMP_1bit_alter:inst3 " "Elaborating entity \"CMP_1bit_alter\" for hierarchy \"Data_Path_v2:inst3\|ALU:AL_UNIT\|cmp_32bit:inst37\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\|CMP_1bit_alter:inst3\"" {  } { { "Modules/cmp_4bit.bdf" "inst3" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/cmp_4bit.bdf" { { 440 1704 1824 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16 Data_Path_v2:inst3\|Register_16:MDR_HIGH_reg " "Elaborating entity \"Register_16\" for hierarchy \"Data_Path_v2:inst3\|Register_16:MDR_HIGH_reg\"" {  } { { "Data_Path_v2.bdf" "MDR_HIGH_reg" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 200 816 1024 328 "MDR_HIGH_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Data_Path_v2:inst3\|Register_16:MDR_HIGH_reg\|Register8:inst " "Elaborating entity \"Register8\" for hierarchy \"Data_Path_v2:inst3\|Register_16:MDR_HIGH_reg\|Register8:inst\"" {  } { { "Register_16.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Register_16.bdf" { { 296 832 1016 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Data_Path_v2:inst3\|memory:D/I_MEM " "Elaborating entity \"memory\" for hierarchy \"Data_Path_v2:inst3\|memory:D/I_MEM\"" {  } { { "Data_Path_v2.bdf" "D/I_MEM" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 720 2136 2376 928 "D/I_MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory.v(290) " "Verilog HDL assignment warning at memory.v(290): truncated value with size 32 to match size of target (2)" {  } { { "memory/memory.v" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/memory/memory.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559926217795 "|memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX\"" {  } { { "Data_Path_v2.bdf" "MEM_ADDR_MUX" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 696 968 1080 792 "MEM_ADDR_MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX\"" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 696 968 1080 792 "MEM_ADDR_MUX" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX " "Instantiated megafunction \"Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217827 ""}  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 696 968 1080 792 "MEM_ADDR_MUX" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kc " "Found entity 1: mux_3kc" {  } { { "db/mux_3kc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_3kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kc Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX\|mux_3kc:auto_generated " "Elaborating entity \"mux_3kc\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:MEM_ADDR_MUX\|mux_3kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Data_Path_v2:inst3\|PC:inst33 " "Elaborating entity \"PC\" for hierarchy \"Data_Path_v2:inst3\|PC:inst33\"" {  } { { "Data_Path_v2.bdf" "inst33" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -152 600 904 -24 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217905 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[31..0\] PC " "Bus \"pc4\[31..0\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1559926217905 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PC " "Converted elements in bus name \"PC\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC\[31..0\] PC31..0 " "Converted element name(s) from \"PC\[31..0\]\" to \"PC31..0\"" {  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217905 ""}  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1559926217905 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pc4 " "Converted elements in bus name \"pc4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[31..0\] pc431..0 " "Converted element name(s) from \"pc4\[31..0\]\" to \"pc431..0\"" {  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217905 ""}  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1559926217905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Data_Path_v2:inst3\|PC:inst33\|Register32:inst " "Elaborating entity \"Register32\" for hierarchy \"Data_Path_v2:inst3\|PC:inst33\|Register32:inst\"" {  } { { "Modules/PC.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 128 600 808 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12 " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12\"" {  } { { "Modules/PC.bdf" "inst12" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12\"" {  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12 " "Instantiated megafunction \"Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926217936 ""}  } { { "Modules/PC.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Modules/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926217936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926217999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926217999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_glc Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12\|mux_glc:auto_generated " "Elaborating entity \"mux_glc\" for hierarchy \"Data_Path_v2:inst3\|PC:inst33\|lpm_mux:inst12\|mux_glc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926217999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Data_Path_v2:inst3\|Register_File:Register_FILE " "Elaborating entity \"Register_File\" for hierarchy \"Data_Path_v2:inst3\|Register_File:Register_FILE\"" {  } { { "Data_Path_v2.bdf" "Register_FILE" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -88 2664 3064 72 "Register_FILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|lpm_mux:IN_A " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:IN_A\"" {  } { { "Data_Path_v2.bdf" "IN_A" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -56 2104 2216 40 "IN_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|lpm_mux:IN_A " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|lpm_mux:IN_A\"" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -56 2104 2216 40 "IN_A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|lpm_mux:IN_A " "Instantiated megafunction \"Data_Path_v2:inst3\|lpm_mux:IN_A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218139 ""}  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -56 2104 2216 40 "IN_A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926218139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tjc " "Found entity 1: mux_tjc" {  } { { "db/mux_tjc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_tjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926218202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926218202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tjc Data_Path_v2:inst3\|lpm_mux:IN_A\|mux_tjc:auto_generated " "Elaborating entity \"mux_tjc\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:IN_A\|mux_tjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA\"" {  } { { "Data_Path_v2.bdf" "REG_WRITE_DATA" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -264 1024 1136 -168 "REG_WRITE_DATA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA\"" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -264 1024 1136 -168 "REG_WRITE_DATA" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA " "Instantiated megafunction \"Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 5 " "Parameter \"LPM_SIZE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218249 ""}  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { -264 1024 1136 -168 "REG_WRITE_DATA" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926218311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926218311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ilc Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA\|mux_ilc:auto_generated " "Elaborating entity \"mux_ilc\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:REG_WRITE_DATA\|mux_ilc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension_Unit Data_Path_v2:inst3\|Extension_Unit:EU " "Elaborating entity \"Extension_Unit\" for hierarchy \"Data_Path_v2:inst3\|Extension_Unit:EU\"" {  } { { "Data_Path_v2.bdf" "EU" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1016 1080 1448 1112 "EU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux\"" {  } { { "Extension_Unit.bdf" "Extension_Unit_mux" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Extension_Unit.bdf" { { 576 1352 1464 672 "Extension_Unit_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux\"" {  } { { "Extension_Unit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Extension_Unit.bdf" { { 576 1352 1464 672 "Extension_Unit_mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux " "Instantiated megafunction \"Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218358 ""}  } { { "Extension_Unit.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Extension_Unit.bdf" { { 576 1352 1464 672 "Extension_Unit_mux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926218358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926218499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926218499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hlc Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux\|mux_hlc:auto_generated " "Elaborating entity \"mux_hlc\" for hierarchy \"Data_Path_v2:inst3\|Extension_Unit:EU\|lpm_mux:Extension_Unit_mux\|mux_hlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se Data_Path_v2:inst3\|Extension_Unit:EU\|se:inst " "Elaborating entity \"se\" for hierarchy \"Data_Path_v2:inst3\|Extension_Unit:EU\|se:inst\"" {  } { { "Extension_Unit.bdf" "inst" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Extension_Unit.bdf" { { 296 808 1016 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux\"" {  } { { "Data_Path_v2.bdf" "MEM_WRITE_mux" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 784 1568 1680 880 "MEM_WRITE_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux\"" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 784 1568 1680 880 "MEM_WRITE_mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux " "Instantiated megafunction \"Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218764 ""}  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 784 1568 1680 880 "MEM_WRITE_mux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926218764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926218827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926218827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"Data_Path_v2:inst3\|lpm_mux:MEM_WRITE_mux\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Data_Path_v2:inst3\|LPM_MULT:inst10 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Data_Path_v2:inst3\|LPM_MULT:inst10\"" {  } { { "Data_Path_v2.bdf" "inst10" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1328 1592 1760 1472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path_v2:inst3\|LPM_MULT:inst10 " "Elaborated megafunction instantiation \"Data_Path_v2:inst3\|LPM_MULT:inst10\"" {  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1328 1592 1760 1472 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path_v2:inst3\|LPM_MULT:inst10 " "Instantiated megafunction \"Data_Path_v2:inst3\|LPM_MULT:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 32 " "Parameter \"LPM_WIDTHS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559926218936 ""}  } { { "Data_Path_v2.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Data_Path_v2.bdf" { { 1328 1592 1760 1472 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559926218936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3cm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3cm " "Found entity 1: mult_3cm" {  } { { "db/mult_3cm.v" "" { Text "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/db/mult_3cm.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559926218999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926218999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3cm Data_Path_v2:inst3\|LPM_MULT:inst10\|mult_3cm:auto_generated " "Elaborating entity \"mult_3cm\" for hierarchy \"Data_Path_v2:inst3\|LPM_MULT:inst10\|mult_3cm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926218999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Term6/Semester_6/Computer Architecture/assignment/HW5/output_files/CPU.map.smsg " "Generated suppressed messages file /Term6/Semester_6/Computer Architecture/assignment/HW5/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926221092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559926221405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559926221405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Processor.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW5/Processor.bdf" { { 408 336 504 424 "CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559926221655 "|Processor|CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559926221655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559926221655 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559926221655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559926221655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559926221717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 21:20:21 2019 " "Processing ended: Fri Jun 07 21:20:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559926221717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559926221717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559926221717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559926221717 ""}
