

================================================================
== Vitis HLS Report for 'decision_function_32'
================================================================
* Date:           Tue Mar 11 16:21:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read22, i18 261957" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_896 = icmp_slt  i18 %p_read22, i18 261480" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_896' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_897 = icmp_slt  i18 %p_read44, i18 1554" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_897' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_898 = icmp_slt  i18 %p_read88, i18 261795" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_898' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_899 = icmp_slt  i18 %p_read77, i18 55" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_899' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_900 = icmp_slt  i18 %p_read77, i18 133" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_900' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_901 = icmp_slt  i18 %p_read88, i18 3146" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_901' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_902 = icmp_slt  i18 %p_read11, i18 261388" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_902' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_903 = icmp_slt  i18 %p_read33, i18 261512" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_903' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_904 = icmp_slt  i18 %p_read22, i18 261915" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_904' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_905 = icmp_slt  i18 %p_read88, i18 261417" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_905' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_906 = icmp_slt  i18 %p_read77, i18 82" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_906' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_907 = icmp_slt  i18 %p_read22, i18 25" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_907' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_908 = icmp_slt  i18 %p_read77, i18 1481" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_908' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_909 = icmp_slt  i18 %p_read11, i18 2078" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_909' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_910 = icmp_slt  i18 %p_read88, i18 261322" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_910' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_911 = icmp_slt  i18 %p_read55, i18 261217" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_911' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_912 = icmp_slt  i18 %p_read77, i18 260834" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_912' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_913 = icmp_slt  i18 %p_read77, i18 261429" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_913' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_914 = icmp_slt  i18 %p_read22, i18 261650" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_914' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_915 = icmp_slt  i18 %p_read77, i18 24" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_915' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_916 = icmp_slt  i18 %p_read77, i18 67" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_916' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_917 = icmp_slt  i18 %p_read66, i18 261313" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_917' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_918 = icmp_slt  i18 %p_read22, i18 262005" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_918' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_919 = icmp_slt  i18 %p_read22, i18 261977" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_919' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_920 = icmp_slt  i18 %p_read77, i18 190" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_920' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_921 = icmp_slt  i18 %p_read77, i18 1935" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_921' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_922 = icmp_slt  i18 %p_read11, i18 871" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_922' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_923 = icmp_slt  i18 %p_read22, i18 1841" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_923' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_924 = icmp_slt  i18 %p_read88, i18 3807" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_924' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_925 = icmp_slt  i18 %p_read88, i18 3666" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_925' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_866 = and i1 %icmp_ln86_898, i1 %icmp_ln86_896" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_866' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_433 = xor i1 %icmp_ln86_896, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_433" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_179)   --->   "%xor_ln104_435 = xor i1 %icmp_ln86_898, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_435' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_179 = and i1 %icmp_ln86_896, i1 %xor_ln104_435" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_179' <Predicate = (icmp_ln86_896)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_867 = and i1 %icmp_ln86_899, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_867' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_870 = and i1 %icmp_ln86_902, i1 %and_ln102_866" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_870' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_439 = xor i1 %icmp_ln86_902, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_439' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_871 = and i1 %icmp_ln86_903, i1 %and_ln104_179" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_871' <Predicate = (icmp_ln86_896)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%and_ln102_878 = and i1 %icmp_ln86_910, i1 %and_ln102_870" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_878' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_894 = and i1 %icmp_ln86_911, i1 %xor_ln104_439" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_894' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_879 = and i1 %and_ln102_894, i1 %and_ln102_866" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_879' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%xor_ln117 = xor i1 %and_ln102_878, i1 1" [firmware/BDT.h:117]   --->   Operation 61 'xor' 'xor_ln117' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 62 'zext' 'zext_ln117' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_870, i1 %and_ln102_879" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%select_ln117 = select i1 %and_ln102_870, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 64 'select' 'select_ln117' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%select_ln117_869 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117_869' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_870)   --->   "%zext_ln117_97 = zext i2 %select_ln117_869" [firmware/BDT.h:117]   --->   Operation 66 'zext' 'zext_ln117_97' <Predicate = (and_ln102_866 & icmp_ln86_896)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_870 = select i1 %and_ln102_866, i3 %zext_ln117_97, i3 4" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_870' <Predicate = (icmp_ln86_896)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln117_824 = or i1 %and_ln102_866, i1 %and_ln102_871" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_824' <Predicate = (icmp_ln86_896)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_897, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_178)   --->   "%xor_ln104_434 = xor i1 %icmp_ln86_897, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_178 = and i1 %xor_ln104_434, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_180)   --->   "%xor_ln104_436 = xor i1 %icmp_ln86_899, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_180 = and i1 %and_ln104, i1 %xor_ln104_436" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_869 = and i1 %icmp_ln86_901, i1 %and_ln104_178" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_869' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_182)   --->   "%xor_ln104_438 = xor i1 %icmp_ln86_901, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_182 = and i1 %and_ln104_178, i1 %xor_ln104_438" [firmware/BDT.h:104]   --->   Operation 77 'and' 'and_ln104_182' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%xor_ln104_440 = xor i1 %icmp_ln86_903, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_440' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_872 = and i1 %icmp_ln86_904, i1 %and_ln102_867" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_872' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_873 = and i1 %icmp_ln86_905, i1 %and_ln104_180" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_873' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_872)   --->   "%and_ln102_880 = and i1 %icmp_ln86_912, i1 %and_ln102_871" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_880' <Predicate = (icmp_ln86_896 & or_ln117_824)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%and_ln102_895 = and i1 %icmp_ln86_913, i1 %xor_ln104_440" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_895' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%and_ln102_881 = and i1 %and_ln102_895, i1 %and_ln104_179" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_881' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_876)   --->   "%and_ln102_882 = and i1 %icmp_ln86_914, i1 %and_ln102_872" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_872)   --->   "%or_ln117_823 = or i1 %and_ln102_866, i1 %and_ln102_880" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_823' <Predicate = (icmp_ln86_896 & or_ln117_824)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_872)   --->   "%select_ln117_871 = select i1 %or_ln117_823, i3 %select_ln117_870, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_871' <Predicate = (icmp_ln86_896 & or_ln117_824)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%or_ln117_825 = or i1 %or_ln117_824, i1 %and_ln102_881" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_825' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_872 = select i1 %or_ln117_824, i3 %select_ln117_871, i3 6" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_872' <Predicate = (icmp_ln86_896)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%select_ln117_873 = select i1 %or_ln117_825, i3 %select_ln117_872, i3 7" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_873' <Predicate = (icmp_ln86_896)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_874)   --->   "%zext_ln117_98 = zext i3 %select_ln117_873" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117_98' <Predicate = (icmp_ln86_896)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_876)   --->   "%or_ln117_826 = or i1 %icmp_ln86_896, i1 %and_ln102_882" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_874 = select i1 %icmp_ln86_896, i4 %zext_ln117_98, i4 8" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_874' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln117_827 = or i1 %icmp_ln86_896, i1 %and_ln102_872" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_827' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_876)   --->   "%select_ln117_875 = select i1 %or_ln117_826, i4 %select_ln117_874, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_875' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_876 = select i1 %or_ln117_827, i4 %select_ln117_875, i4 10" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_876' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_829 = or i1 %icmp_ln86_896, i1 %and_ln102_867" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_829' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_833 = or i1 %icmp_ln86_896, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_833' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_868 = and i1 %icmp_ln86_900, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_868' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_181)   --->   "%xor_ln104_437 = xor i1 %icmp_ln86_900, i1 1" [firmware/BDT.h:104]   --->   Operation 99 'xor' 'xor_ln104_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_181 = and i1 %and_ln102, i1 %xor_ln104_437" [firmware/BDT.h:104]   --->   Operation 100 'and' 'and_ln104_181' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_878)   --->   "%xor_ln104_441 = xor i1 %icmp_ln86_904, i1 1" [firmware/BDT.h:104]   --->   Operation 101 'xor' 'xor_ln104_441' <Predicate = (or_ln117_829 & or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%xor_ln104_442 = xor i1 %icmp_ln86_905, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_442' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_874 = and i1 %icmp_ln86_906, i1 %and_ln102_868" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_874' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_878)   --->   "%and_ln102_896 = and i1 %icmp_ln86_915, i1 %xor_ln104_441" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_896' <Predicate = (or_ln117_829 & or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_878)   --->   "%and_ln102_883 = and i1 %and_ln102_896, i1 %and_ln102_867" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_883' <Predicate = (or_ln117_829 & or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_880)   --->   "%and_ln102_884 = and i1 %icmp_ln86_916, i1 %and_ln102_873" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_884' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%and_ln102_897 = and i1 %icmp_ln86_917, i1 %xor_ln104_442" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_897' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%and_ln102_885 = and i1 %and_ln102_897, i1 %and_ln104_180" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_885' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_878)   --->   "%or_ln117_828 = or i1 %or_ln117_827, i1 %and_ln102_883" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_828' <Predicate = (or_ln117_829 & or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_878)   --->   "%select_ln117_877 = select i1 %or_ln117_828, i4 %select_ln117_876, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_877' <Predicate = (or_ln117_829 & or_ln117_833)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_880)   --->   "%or_ln117_830 = or i1 %or_ln117_829, i1 %and_ln102_884" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_830' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_878 = select i1 %or_ln117_829, i4 %select_ln117_877, i4 12" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_878' <Predicate = (or_ln117_833)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_831 = or i1 %or_ln117_829, i1 %and_ln102_873" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_831' <Predicate = (or_ln117_833)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_880)   --->   "%select_ln117_879 = select i1 %or_ln117_830, i4 %select_ln117_878, i4 13" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_879' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%or_ln117_832 = or i1 %or_ln117_831, i1 %and_ln102_885" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_832' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_880 = select i1 %or_ln117_831, i4 %select_ln117_879, i4 14" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_880' <Predicate = (or_ln117_833)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%select_ln117_881 = select i1 %or_ln117_832, i4 %select_ln117_880, i4 15" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_881' <Predicate = (or_ln117_833)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_882)   --->   "%zext_ln117_99 = zext i4 %select_ln117_881" [firmware/BDT.h:117]   --->   Operation 118 'zext' 'zext_ln117_99' <Predicate = (or_ln117_833)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_882 = select i1 %or_ln117_833, i5 %zext_ln117_99, i5 16" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_882' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_835 = or i1 %or_ln117_833, i1 %and_ln102_874" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_835' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_886)   --->   "%xor_ln104_443 = xor i1 %icmp_ln86_906, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_875 = and i1 %icmp_ln86_907, i1 %and_ln104_181" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_875' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%and_ln102_876 = and i1 %icmp_ln86_908, i1 %and_ln102_869" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_876' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_884)   --->   "%and_ln102_886 = and i1 %icmp_ln86_918, i1 %and_ln102_874" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_886' <Predicate = (or_ln117_835)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_886)   --->   "%and_ln102_898 = and i1 %icmp_ln86_919, i1 %xor_ln104_443" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_886)   --->   "%and_ln102_887 = and i1 %and_ln102_898, i1 %and_ln102_868" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_888)   --->   "%and_ln102_888 = and i1 %icmp_ln86_920, i1 %and_ln102_875" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_884)   --->   "%or_ln117_834 = or i1 %or_ln117_833, i1 %and_ln102_886" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_834' <Predicate = (or_ln117_835)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_884)   --->   "%select_ln117_883 = select i1 %or_ln117_834, i5 %select_ln117_882, i5 17" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_883' <Predicate = (or_ln117_835)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_886)   --->   "%or_ln117_836 = or i1 %or_ln117_835, i1 %and_ln102_887" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_884 = select i1 %or_ln117_835, i5 %select_ln117_883, i5 18" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_884' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_837 = or i1 %or_ln117_833, i1 %and_ln102_868" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_837' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_886)   --->   "%select_ln117_885 = select i1 %or_ln117_836, i5 %select_ln117_884, i5 19" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_888)   --->   "%or_ln117_838 = or i1 %or_ln117_837, i1 %and_ln102_888" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_886 = select i1 %or_ln117_837, i5 %select_ln117_885, i5 20" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_886' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln117_839 = or i1 %or_ln117_837, i1 %and_ln102_875" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_839' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_888)   --->   "%select_ln117_887 = select i1 %or_ln117_838, i5 %select_ln117_886, i5 21" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_887' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_888 = select i1 %or_ln117_839, i5 %select_ln117_887, i5 22" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_888' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_841 = or i1 %or_ln117_833, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_841' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%xor_ln104_444 = xor i1 %icmp_ln86_907, i1 1" [firmware/BDT.h:104]   --->   Operation 140 'xor' 'xor_ln104_444' <Predicate = (or_ln117_841)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%xor_ln104_445 = xor i1 %icmp_ln86_908, i1 1" [firmware/BDT.h:104]   --->   Operation 141 'xor' 'xor_ln104_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%and_ln102_899 = and i1 %icmp_ln86_921, i1 %xor_ln104_444" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_899' <Predicate = (or_ln117_841)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%and_ln102_889 = and i1 %and_ln102_899, i1 %and_ln104_181" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_889' <Predicate = (or_ln117_841)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%and_ln102_890 = and i1 %icmp_ln86_922, i1 %and_ln102_876" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%and_ln102_900 = and i1 %icmp_ln86_923, i1 %xor_ln104_445" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%and_ln102_891 = and i1 %and_ln102_900, i1 %and_ln102_869" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%or_ln117_840 = or i1 %or_ln117_839, i1 %and_ln102_889" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_840' <Predicate = (or_ln117_841)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%select_ln117_889 = select i1 %or_ln117_840, i5 %select_ln117_888, i5 23" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_889' <Predicate = (or_ln117_841)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%or_ln117_842 = or i1 %or_ln117_841, i1 %and_ln102_890" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_890 = select i1 %or_ln117_841, i5 %select_ln117_889, i5 24" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_890' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_843 = or i1 %or_ln117_841, i1 %and_ln102_876" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_843' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%select_ln117_891 = select i1 %or_ln117_842, i5 %select_ln117_890, i5 25" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_891' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%or_ln117_844 = or i1 %or_ln117_843, i1 %and_ln102_891" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_892 = select i1 %or_ln117_843, i5 %select_ln117_891, i5 26" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_892' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln117_845 = or i1 %or_ln117_841, i1 %and_ln102_869" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_845' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%select_ln117_893 = select i1 %or_ln117_844, i5 %select_ln117_892, i5 27" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_894 = select i1 %or_ln117_845, i5 %select_ln117_893, i5 28" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_894' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 158 [1/1] (0.97ns)   --->   "%and_ln102_877 = and i1 %icmp_ln86_909, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_877' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%and_ln102_892 = and i1 %icmp_ln86_924, i1 %and_ln102_877" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%or_ln117_846 = or i1 %or_ln117_845, i1 %and_ln102_892" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_847 = or i1 %or_ln117_845, i1 %and_ln102_877" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_847' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%select_ln117_895 = select i1 %or_ln117_846, i5 %select_ln117_894, i5 29" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_896 = select i1 %or_ln117_847, i5 %select_ln117_895, i5 30" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_896' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_446 = xor i1 %icmp_ln86_909, i1 1" [firmware/BDT.h:104]   --->   Operation 164 'xor' 'xor_ln104_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_901 = and i1 %icmp_ln86_925, i1 %xor_ln104_446" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_893 = and i1 %and_ln102_901, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_848 = or i1 %or_ln117_847, i1 %and_ln102_893" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_897 = select i1 %or_ln117_848, i5 %select_ln117_896, i5 31" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3589, i5 1, i12 3618, i5 2, i12 4037, i5 3, i12 3717, i5 4, i12 3843, i5 5, i12 3670, i5 6, i12 3868, i5 7, i12 3685, i5 8, i12 3895, i5 9, i12 82, i5 10, i12 1711, i5 11, i12 341, i5 12, i12 3815, i5 13, i12 3671, i5 14, i12 4018, i5 15, i12 3783, i5 16, i12 1483, i5 17, i12 578, i5 18, i12 3970, i5 19, i12 615, i5 20, i12 145, i5 21, i12 3752, i5 22, i12 194, i5 23, i12 3657, i5 24, i12 1, i5 25, i12 308, i5 26, i12 311, i5 27, i12 537, i5 28, i12 3827, i5 29, i12 3482, i5 30, i12 242, i5 31, i12 3865, i12 0, i5 %select_ln117_897" [firmware/BDT.h:118]   --->   Operation 169 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 170 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_849 = or i1 %or_ln117_833, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_849, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 172 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 173 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read88', firmware/BDT.h:86) on port 'p_read8' (firmware/BDT.h:86) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_898', firmware/BDT.h:86) [21]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_866', firmware/BDT.h:102) [55]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_870', firmware/BDT.h:102) [67]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [109]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_869', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_870', firmware/BDT.h:117) [114]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_880', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_823', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_871', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_872', firmware/BDT.h:117) [118]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_873', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_874', firmware/BDT.h:117) [122]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_875', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_876', firmware/BDT.h:117) [126]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_441', firmware/BDT.h:104) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_896', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_883', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_828', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_877', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_878', firmware/BDT.h:117) [130]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_879', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_880', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_881', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_882', firmware/BDT.h:117) [139]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_886', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_834', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_883', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_884', firmware/BDT.h:117) [143]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_885', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_886', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_887', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_888', firmware/BDT.h:117) [151]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_444', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_899', firmware/BDT.h:102) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_889', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_840', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_889', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_890', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_891', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_892', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_893', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_894', firmware/BDT.h:117) [163]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_877', firmware/BDT.h:102) [81]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_847', firmware/BDT.h:117) [164]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_896', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_446', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_901', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_893', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_848', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_897', firmware/BDT.h:117) [169]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [170]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_849', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [171]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
