 component henry_test is
        port (
            clk_clk             : in  std_logic                     := 'X';             -- clk
            reset_reset_n       : in  std_logic                     := 'X';             -- reset_n
            switches_export     : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
            red_leds_export     : out std_logic_vector(15 downto 0);                    -- export
            hex_displays_export : out std_logic_vector(31 downto 0);                    -- export
            push_button_export  : in  std_logic                     := 'X'              -- export
        );
    end component henry_test;

    u0 : component henry_test
        port map (
            clk_clk             => CONNECTED_TO_clk_clk,             --          clk.clk
            reset_reset_n       => CONNECTED_TO_reset_reset_n,       --        reset.reset_n
            switches_export     => CONNECTED_TO_switches_export,     --     switches.export
            red_leds_export     => CONNECTED_TO_red_leds_export,     --     red_leds.export
            hex_displays_export => CONNECTED_TO_hex_displays_export, -- hex_displays.export
            push_button_export  => CONNECTED_TO_push_button_export   --  push_button.export
        );